# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# XE1205

# 180 MHz – 1GHz

# Low-Power, High Link Budget Integrated UHF Transceiver

#### **GENERAL DESCRIPTION**

The XE1205 is an integrated transceiver operating in the 433, 868 and 915 MHz license-free ISM (Industrial, Scientific and Medical) frequency bands; it can also address other frequency bands in the 180-1000 MHz range. Its highly integrated architecture allows for minimum external components while maintaining design flexibility. All major RF communication parameters are programmable and most of them can be dynamically set. The XE1205 offers the unique advantage of narrow-band and wide-band communication, this without the need to modify the number or parameters of the external components. The XE1205 is optimized for low power consumption while offering high RF output power and channelized operation suited for both the European (ETSI EN 300-220-1) and the North American (FCC part 15) regulatory standards. TrueRF<sup>™</sup> technology enables a low-cost external component count (elimination of the SAW filter) whilst still satisfying ETSI and FCC regulations.

### APPLICATIONS

- Narrow-band and wide-band security systems
- Voice and data over an RF link
- Process and building control
- Access control
- Home automation
- Home appliances interconnection

# **KEY PRODUCT FEATURES**

- Programmable RF output power: up to +15 dBm
- High Rx sensitivity: down to -121 dBm at 1.2 kbit/s, -116 dBm at 4.8 kbits.
- Low power: RX=14 mA; TX = 62 mA @ 15 dBm
- Can accommodate 300-1000 MHz frequency range
- Wide band operation: up to 304.7 kbit/s, NRZ coding
- Narrow band operation: 25 kHz channels for data rates up to 4.8 kbit/s, NRZ coding; optional transmitter pre-filtering to enable adjacent channel power below -37 dBm at 25 kHz
- On-chip frequency synthesizer with minimum frequency resolution of 500 Hz
- Continuous phase 2-level FSK modulation
- Incoming data pattern recognition
- Built-in Bit-Synchronizer for incoming data and clock synchronization and recovery
- FEI (Frequency Error Indicator) with built-in AFC
- RSSI (Received Signal Strength Indicator)
- 16-byte FIFO for transmit / receive data buffering and transfer via SPI bus

#### ORDERING INFORMATION

Part number	Temperature range	Package
XE1205I074TRLF <sup>(1)</sup>	-40 °C to +85 °C	VQFN48

TR refers to tape & reel.

LF refers to Lead Free package. This device is WEEE and RoHS compliant





#### TABLE OF CONTENTS

1	Non-conformance	3
2	Functional Block Diagram	3
3	Pin description	<u></u>
4	Flectrical Characteristics	5
41	Absolute Maximum Operating Ranges	5
42	Specifications	5
421	Operating Range	5
422	Electrical Specifications	5
5	Description	7
51	Data Operation Modes	7
5.2	Receiver section	. 8
5.2.1	I NA & Beceiver modes	. 8
5.2.2	Interrupt signal mapping	. 8
5.2.3	Receiver in continuous mode.	8
5.2.4	DATA pin in bidirectional or unidirectional mode (continuous mode only)	14
5.2.5	Receiver in buffered mode	14
5.2.6	Additional narrowband filter bandwidths	17
5.3	Transmitter section	18
5.3.1	Output power	18
5.3.2	Transmitter in continuous mode	18
5.3.3	Transmitter in buffered mode.	20
5.4	Frequency synthesizer	21
5.4.1	Clock Output for an external processor	21
6	Highest Bit RATES: example of 304.7 kbit/s operation	22
6.1	Registers settings	22
6.1.1	Bitrate (BR) and frequency deviation (fdev)	22
6.1.2	Rx filter	22
6.1.3	Tx filter	22
6.2	Hardware settings	23
6.3	Operation	23
6.4	Typical performance	23
7	Serial interface definition and principle of operation	24
7.1	Serial Control Interface	24
7.1.1	Chip configuration via SPI_CONFIG interface	25
7.1.2	Data transmission and reception via SPI_DATA interface.	26
7.2	Configuration and status registers	28
7.2.1	Configuration register: general description	28
7.2.2	MCParam configuration register (main configuration parameters)	29
7.2.3	IRQParam configuration register (IRQ parameters)	30
7.2.4	TXParam configuration register (transmitter configuration parameters)	31
7.2.5	RXParam configuration register (receiver configuration parameters)	31
7.2.6	Pattern register	33
7.2.7	OSCParam configuration register (oscillator parameters)	34
7.2.8	ADParam configuration register (additional settings)	35
7.3	Operating Modes	36
7.3.1	XE1205 switching time using SPI_CONFIG interface	36
7.3.2	XE1205 switching time using SW(1:0) pins.	38
7.4	Selection of the reference frequency	38
7.5	Clock output interface	39
7.6	Default settings at power-up	39
1.1	Pad configuration versus chip modes	40
8	Application information	41
8.1	Matching network of the receiver	41
8.2	IVIACCHING NETWORK OF THE TRANSMITTER.	41
8.3	VUU Tank	44
0.4 0.5	Loop litter of the frequency synthesizer	45
0.0 0	Releasing information	40
3	rackaying information	4/

XE1205

#### ADVANCED COMMUNICATION & SENSING PRODUCTS

The XE1205 single-chip solution is an integrated circuit intended for use as a low cost FSK transceiver to establish a frequency-agile, half-duplex, bi-directional RF link, with non-return to zero data coding. The device is available in a VQFN 48 package and is designed to provide a fully functional multi-channel FSK transceiver. It is intended for applications in the 433 MHz and 868 MHz European bands and the North American 915 MHz ISM band. The single chip transceiver operates down to 2.4V. Its ability to operate with 25 kHz channel spacing makes it compliant with requirements of ETSI EN300 220-1 and makes the XE1205 ideal for automatic meter reading and alarms.

# **1 NON-CONFORMANCE**

Please note early version lot codes whose date-codes start with N3K, N4K and N5K (except N5K3760, N5K3760A, N5K3760B and N5K6993) exhibit a non-conformance to specification. The non-conformance affects the FIFO buffer described in section 5.2.5. Please use the FIFO in this product <u>only</u> in conjunction with the Technical Note TN1205.01 (available www.semtech.com). All other date-codes are in conformance with the specification.



# 2 FUNCTIONAL BLOCK DIAGRAM

Figure 1: XE1205 block diagram.

# ADVANCED COMMUNICATION & SENSING PRODUCTS

# **3 PIN DESCRIPTION**

PIN	NAME		DESCRIPTION		
0	EPAD		Pad below package (should be grounded)		
1	SW(0)	I/O	Transmit/Receive/Stand-by/Sleep Mode Select		
2	SW(1)	I/O	Transmit/Receive/Stand-by/Sleep Mode Select		
3	NC		Not connected (should be grounded)		
4	NC		Not connected (should be grounded)		
5	RFA	1	RF Input		
6	RFB	1	RF Input		
7	VSSP2		Power Amplifier Ground		
8	VSSP2		Power Amplifier Ground		
9	RFOUT	0	RF Output		
10	VDDP	•	Power Amplifier Supply Voltage		
11	VSSP		Power Amplifier Ground		
12	VDDF		Second HE Analog Supply voltage		
13	VSSE		Second HE Analog Ground		
14	TKA	1/0			
15	VSSE	1/0	Second HE Analog Ground		
16	TKB	1/0			
17	Vee	1/0	Second HE Analog Ground		
10		1/0	Second HF Analog Ground		
10		1/0	HE Digital Supply Valtage		
19			F Digital Supply Vollage		
20		1			
21	NSS_CONFIG		SPI SELEUT CUNFIG		
22	NSS_DATA	1	SPI SELECT DATA (DATA_IN In continuous mode)		
23		<u>^</u>			
24		0	Interrupt (refer to chapter 5.2.5 for mapping options)		
25	IRQ_1	0	Interrupt(refer to chapter 5.2.5 for mapping options)		
26	DATA	1/0	Data input and output (output only in continuous mode)		
27	CLKOUT	0	Output clock at reference frequency divided by 2, 4, 8, 16, 32		
28	MISO	0	SPI Master Input Slave Output		
29	MOSI	1	SPI Master Output Slave Input		
30	SCK	1	SPI CLOCK		
31	XTA	I/O	Ref Xtal / Input of external clock		
32	VSSA		LF analog ground		
33	XTB	I/O	Reference Xtal		
34	VDDA		LF Analog Supply Voltage		
35	POR	I/O	Not used (should not be connected)		
36	NC		Not connected (should be grounded)		
37	TIBIAS	I/O	Test pin (should be grounded in normal operation)		
38	TSUPP		Test pin (should be grounded in normal operation)		
39	VDDA		LF Analog Supply Voltage		
40	VSSA		LF analog ground		
41	QAMP	0	Output of Q-Ch low-pass filter		
42	IAMP	0	Output of -Chl low-pass filter		
43	TMOD(3)	I/O	Test pin (should be grounded in normal operation)		
44	TMOD(2)	1/0	Test pin (should be grounded in normal operation)		
45	TMOD(1)	1/0	Test pin (should be grounded in normal operation)		
46		1/0	Test pin (should be grounded in normal operation)		
47	NC		Not connected (should be grounded)		
48	NC		Not connected (should be grounded)		

Table 1: Pin description







# **4 ELECTRICAL CHARACTERISTICS**

## 4.1 ABSOLUTE MAXIMUM OPERATING RANGES

Stresses above the values listed below may cause permanent device failure. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Symbol	Description	Min.	Max.	Unit
VDDmax	Supply voltage	-0.5	3.9	V
Tmr	Storage temperature	-55	125	°C
ML	Receiver input level		5	dBm

Table 2: Absolute Maximum Operation Ranges

The device is ESD sensitive and should be handled with precaution.

#### 4.2 SPECIFICATIONS

#### 4.2.1 Operating Range

Symbol	Description	Min.	Max.	Unit
VDDop	Supply voltage	2.4	3.6	V
Trop	Temperature	-40	85	°C
Clop	Load capacitance on digital ports	-	25	pF

Table 3: Operating Range

#### 4.2.2 Electrical Specifications

The table below gives the electrical specifications of the transceiver under the following conditions:

Supply Voltage = 3.3V, temperature = 25 °C, 2-level FSK without pre-filtering, fc = 915 MHz, ∆f = 5 kHz,

Bit rate = 4.8 kbit/s, BW<sub>SSB</sub> = 10 kHz, BER = 0.1% (at the output of the bit synchronizer), matched impedances, environment as defined in section 8, unless otherwise specified.

Symbol	Description	Conditions	Min	Тур	Max	Unit
IDDSL	Supply current in sleep mode		-	0.2	1	uA
IDDST	Supply current in standby mode	Quartz oscillator (39 MHz) enabled	-	0.85	1.10	mA
IDDR	Supply current in receiver mode		-	14	16.5	mA
IDDT	Supply current in transmitter mode	RFOP = 5 dBm	-	33	40	mA
		RFOP = 15 dBm	-	62	75	mA
RFS	RF sensitivity	Mode A	-	-116	-113	dBm
		Mode B	-	-102	-99	dBm
RFS_12	RF sensitivity at 1.2 kbit/s	Mode A	-	-121	-118	dBm
	-	Mode B	-	-107	-104	dBm
FDA	Frequency deviation	Programmable	1	-	255	kHz
CCR	Co-channel rejection		-13	-10	-	dBc
IIP3	Input intercept point (from LNA input to base-band filter output)	funw = $f_{LO}$ + 1 MHz and $f_{LO}$ + 1.995 MHz				
		Mode A	-37	-33	-	dBm
		Mode B	-21	-18	-	dBm
BW	Base band filter bandwidth (SSB)	Programmable (1)	-	10	-	kHz
			-	20	-	kHz
			-	40	-	kHz
			-	200	-	kHz



ACR_25         Receiver adjacent channel rejection ratio at 25 kHz         fumw = f_0 + 25 kHz single tone Pw=-110 dBm, mode A BW (SSB) = 10 kHz         -         20         -         dBc           ACR_50         Receiver adjacent channel rejection ratio at 25 kHz         Iww = f_0 + 50 kHz single tone Pw=-110 dBm, mode A         -         40         -         dBc           BR         Bit rate         Programmable RFOP1         -         30         -         dBc           RFOP         RF output power         Programmable RFOP1         -         3         0         -         dBm           ACP         Transmitter adjacent channel power (measured at 25 kHz offset)         Pre-filter enabled (RFOP3 mode)         - <t< th=""><th>Symbol</th><th>Description</th><th colspan="2">Conditions</th><th>Тур</th><th>Max</th><th>Unit</th></t<>	Symbol	Description	Conditions		Тур	Max	Unit
ratio at 25 kHz         PW=-110 dBm, mode A BW (SSB) = 0 kHz         -         20         -         dBc           ACR_50         Receiver adjacent channel rejection         BW (SSB) = 0 kHz (2)         -         30         -         dBc           BR         Bit rate         Programmable         -         40         -         dBc           BR         Bit rate         Programmable         -         30         -         dBm           RFOP         RF output power         Programmable         -         30         -         dBm           RFOP1         -3         0         -         dBm         -         dBm           ACP         Transmitter adjacent channel power         Pre-filter enabled (RFOP3         -         -         -37         dBm           FR         Synthesizer frequency range         Programmable         433         -         435         MHz           FR         Synthesizer frequency range         Programmable         433         -         250         350         us           TS_SRE         Receiver wake-up time         Quartz oscillator enabled         -         200         250         us           TS_STR         Transmitter wake-up time         Frequency synthesizer enabled	ACR_25	Receiver adjacent channel rejection	funw = $f_{LO}$ + 25 kHz single tone				
BW (SSB) = 10 kHz         -         20         -         dBc           BW (SSB) = 10 kHz (2)         -         30         -         dBc           ACR_50         Receiver adjacent channel rejection         tum w = f_0 + 50 kHz single tone programmable         -         40         -         dBc           BR         Bit rate         Programmable         1.2         -         304.7 <sup>eff</sup> kbit/s           RFOP         RF output power         Programmable         1.2         +         30         -         dBm           RFOP1         RFOP3         -         +10         -         dBm         -         dBm           ACP         Transmitter adjacent channel power         Pre-filter enabled (RFOP3 mode)         -		ratio at 25 kHz	Pw=-110 dBm, mode A		00		15
LCR_50         Receiver adjacent channel rejection         EW (SbB) = 8 kH2 (z)         -         30         -         ddbc           RCR_50         Receiver adjacent channel rejection         Pwe-110 dBm, mode A         -         40         -         ddbc           BR         Bit rate         Programmable         1.2         -         304.7 <sup>44</sup> kbit/s           RFOP         RF output power         Programmable         1.2         -         304.7 <sup>44</sup> kbit/s           RFOP1         -3         0         -         dBm         -         dBm           RFOP2         +2         +5         -         dBm         RFOP2         +12         +15         -         dBm           ACP         Transmitter adjacent channel power (measured at 25 kH2 offset)         Proffler enabled (ROP3 mode)         -         -         -37         dBm           FR         Synthesizer frequency range         Programmable         433         -         435         MHz           TS_STR         Transmitter wake-up time         Quartz oscillator enabled         -         700         850         us           TS_STR         Transmitter wake-up time         Quartz oscillator enabled         -         200         250         us <td></td> <td></td> <td>BVV(SSB) = 10  kHz</td> <td>-</td> <td>20</td> <td>-</td> <td>dBC</td>			BVV(SSB) = 10  kHz	-	20	-	dBC
ACR_50         Receiver adjacent channel rejection         fum = 1,0 + 50 kHz         -         40         -         dBc           BR         Bit rate         Programmable         1.2         -         304.7 <sup>6</sup> kbit/s           RFOP         RF output power         Programmable         1.2         -         304.7 <sup>6</sup> kbit/s           RFOP         RF output power         Programmable         -         -         -         dBm           RFOP         RFOP1         -3         0         -         dBm           RFOP2         +2         +5         -         dBm           RFOP3         +7         +10         -         dBm           ACP         Transmitter adjacent channel power         Pre-filter nabled         -         -         -         -         -37         dBm           Receiver wate-up time         Quartz oscillator enabled         -         200         20         -         928         MHz           TS_STR         Transmitter wake-up time         Quartz oscillator enabled         -         250         350         us           TS_STR         Transmitter wake-up time         Quartz oscillator enabled         -         200         250         us	105.50		BW(SSB) = 8  kHz(2)	-	30	-	dBc
Index A         Index A         Index A           BR         Bit rate         Programmable         1.2         -         304,7 <sup>10</sup> kbit/s           RFOP         RF output power         Programmable         -         -         30, -         dBm           RFOP         RFOP2         -3         0         -         dBm           ACP         Transmitter adjacent channel power         Pre-fiter enabled         -         -         -37         dBm           ACP         Transmitter adjacent channel power         Pre-fiter enabled         -         -         -37         dBm           FR         Synthesizer frequency range         Programmable         -         -         -37         dBm           FR         Synthesizer frequency range         Programmable         -         -         -37         dBm           TS_SRE         Receiver wake-up time         Quartz oscillator enabled         -         200         250         ust           TS_STR         Transmitter wake-up time         Quartz oscillator enabled         -         200         250         ust           TS_RE         Receiver wake-up time         Frequency synthesizer enabled         -         100         150         ust <t< td=""><td>ACR_50</td><td>Receiver adjacent channel rejection</td><td>funw = <math>f_{LO}</math> + 50 kHz single tone</td><td>-</td><td>40</td><td>-</td><td>dBc</td></t<>	ACR_50	Receiver adjacent channel rejection	funw = $f_{LO}$ + 50 kHz single tone	-	40	-	dBc
Bit rate         Programmable RFOP         RF output power         Programmable RFOP1	DD	ratio at 50 kHz	Programmable	4.0		$204 = 7^{(4)}$	Lub it/a
RFOPRF output powerProgrammableProgrammable	BR	Bit rate	Programmable	1.Z	-	304.7`´	KDIT/S
RFOP2 RFOP3 RFOP4+2 +2 +10+5 +5  dBm dBmACPTransmitter adjacent channel power (measured at 25 kHz offset)Pre-filter enabled (RFOP3 mode) Measurement conditions as defined by EN 300 220-1 V1.3.1-  -37- dBmFRSynthesizer frequency rangePre-filter enabled (RFOP3 mode)- Measurement conditions as defined by EN 300 220-1 V1.3.1-  -37MHzFRSynthesizer frequency rangeProgrammable433 833- 433435MHzTS_SREReceiver wake-up timeQuartz oscillator enabled - 200- 200200928MHzTS_STRTransmitter wake-up timeQuartz oscillator enabled - 200- 200250usTS_REReceiver covery time when switching between 2 channels switching between 2 channels from each other- 700100150usTS_RSSIRSSI RSSI wake-up timeReceiver recovery time when switching between 2 channels from each other- 700150250usTS_RSSIRSSI wake-up timeReceiver enabled from each other- 700-1.5msTS_SEEFEI wake-up timeReceiver enabled from each other1.5msTS_STRTransmitter recovery time when switching between 2 channels at 1 MHz from each other-1.5msTS_STRTransmitter recovery time when switching between 2 channels from each other1.5ms<	RFOP	RF output power	Programmable REOP1	2	0		dDaa
ACPTransmitter adjacent channel power (measured at 25 kHz offset)Pre-filter enabled (RFOP3 mode) Measurement conditions as 			REOP2	-0 +0	U +5	-	dBm
RFOP417 +1210 +1210 the the the the 			RFOP3	+∠ +7	+5 +10	-	dBm
ACPTransmitter adjacent channel power (measured at 25 kHz offset)Pre-filter enabled (RFOP3 mode) Measurement conditions as defined by EN 300 220-1 V1.3.1Image: Construction of the set			RFOP4	+12	+15	_	dBm
Indiminate deformed at 25 kHz offset)       (RFOP3 mode) Measurement conditions as defined by EN 300 220-1 V1.3.1       01       01       01         FR       Synthesizer frequency range       Programmable       433       -       435       MHz         TS_SRE       Receiver wake-up time       Quartz oscillator enabled       -       700       850       us         TS_STR       Transmitter wake-up time       Quartz oscillator enabled       -       200       250       us         TS_STR       Frequency synthesizer wake-up time       Quartz oscillator enabled       -       200       250       us         TS_RE       Receiver wake-up time       Frequency synthesizer enabled       -       200       250       us         TS_RE       Receiver recovery time when switching between 2 channels       Frequency synthesizer enabled       -       100       150       us         TS_RSSI       RSSI wake-up time       Frequency synthesizer enabled       -       150       250       us         TS_SESI wake-up time       Receiver enabled       -       -       1.5       ms         TS_RSSI RSSI wake-up time       Receiver enabled       -       -       1.5       ms         TS_QUART oscillator frequency       Fundamental or third harmonic       3	ACP	Transmitter adjacent channel nower	Pre-filter enabled	- 12	- 15	-37	dBm
FRSynthesizer frequency rangeMeasurement conditions as defined by EN 300 220-1 V1.3.1433-435MHzTS_SREReceiver wake-up timeQuartz oscillator enabled-700850usTS_STRTransmitter wake-up timeQuartz oscillator enabled-250350usTS_FSFrequency synthesizer wake-up timeQuartz oscillator enabled-200250usTS_REReceiver wake-up timeFrequency synthesizer enabled-200250usTS_REReceiver wake-up timeFrequency synthesizer enabled-500600usTS_RESWReceiver wake-up timeFrequency synthesizer enabled-100150usTS_RFSWReceiver recovery time when switching between 2 channelsBetween 2 channels at 1 MHz from each other-700usTS_TS_SIRSSI wake-up timeReceiver enabled-12msTS_OSQuartz oscillator wake-up timeFundamental d' overtone-12msTS_TEPFrequency synthesizer stepExact step is XTAL / 77'824-500-HzVTHREquivalent input thresholdsMode A <sup>(b)</sup> low range:VTHR1 VTHR2100-dBmVTHRSpurious emission in receiver mode(3)6BmVIHDigital output level high% VDD%VOLDigital output level low% VDD- <t< td=""><td>701</td><td>(measured at 25 kHz offset)</td><td>(RFOP3 mode)</td><td></td><td></td><td>-57</td><td>dBill</td></t<>	701	(measured at 25 kHz offset)	(RFOP3 mode)			-57	dBill
FRSynthesizer frequency rangeProgrammable433-435MHzFRSynthesizer frequency rangeProgrammable433-435MHzTS_SREReceiver wake-up timeQuartz oscillator enabled-700850usTS_STRTransmitter wake-up timeQuartz oscillator enabled-250350usTS_FSFrequency synthesizer wake-upQuartz oscillator enabled-200250usTS_REReceiver wake-up timeFrequency synthesizer enabled-100150usTS_RESWReceiver recovery time when switching between 2 channelsBetween 2 channels at 1 MHz from each other-150250usTS_RSSIRSSI wake-up timeReceiver enabled-12msTS_RSSIRSSI wake-up timeReceiver enabled1.5msTS_RSSIRSSI wake-up timeReceiver enabled1.5msTS_RSIFEIFIE wake-up timeReceiver enabled1.5msTS_RSIRSSI wake-up timeReceiver enabled1.5msTS_RSIFEIFIE wake-up timeReceiver enabled1.5msTS_RSIFrequency synthesizer stepEvact step is XTAL / 77'824-500-HzVTHRGuartz oscillator frequencyFundamental or third harmonic-39-HHzVTHRFequiency synthesizer s			Measurement conditions as				
FRSynthesizer frequency rangeProgrammable433-435MHzReceiver wake-up timeQuartz oscillator enabled-902-928MHzTS_STRTransmitter wake-up timeQuartz oscillator enabled-700850usTS_FSFrequency synthesizer wake-upQuartz oscillator enabled-250350usTS_FSFrequency synthesizer wake-up timeFrequency sonthesizer enabled-200250usTS_REReceiver wake-up timeFrequency synthesizer enabled-100150usTS_RFSWReceiver recovery time when switching between 2 channelsBetween 2 channels at 1 MHz from each other-150250usTS_RSSIRSSI wake-up timeReceiver enabled1.5msTS_CSQuartz oscillator wake-up timeReceiver enabled1.5msTS_RSSIRSSI wake-up timeReceiver enabled1.5msTS_SFEIFEI wake-up timeReceiver enabled1.5msTS_STSPFrequency synthesizer stepExact step is XTAL / 77'824-500-HzzVTHREquivalent input thresholdsMode A <sup>(6)</sup> low range:VTHR1100-HBmVTHRGuartz oscillator frequencyVTHR31006BmVTHREquivalent input thresholdsMode A <sup>(6)</sup> low range:VTHR11006B			defined by EN 300 220-1 V1.3.1				
Baseline863 902-870 928 MHzTS_SREReceiver wake-up timeQuartz oscillator enabled-700850usTS_STRTransmitter wake-up timeQuartz oscillator enabled-250350usTS_FSFrequency synthesizer wake-up timeQuartz oscillator enabled-200250usTS_REReceiver wake-up timeFrequency synthesizer enabled-500600usTS_TRTransmitter wake-up timeFrequency synthesizer enabled-100150usTS_TRTransmitter wake-up timeFrequency synthesizer enabled-100150usTS_TRSWReceiver recovery time when switching between 2 channelsBetween 2 channels at 1 MHz from each other-150250usTS_TSSIRSSI wake-up timeReceiver enabled1.5msTS_OSQuartz oscillator wake-up timeFundamental strichare and other-12msTS_FEIFEI wake-up timeReceiver enabled-2/BR-msTALQuartz oscillator frequencyFundamental or third harmonic strich and the strich and the str	FR	Synthesizer frequency range	Programmable	433	-	435	MHz
TS_SREReceiver wake-up timeQuartz oscillator enabled-700850usTS_STRTransmitter wake-up timeQuartz oscillator enabled-250350usTS_FSFrequency synthesizer wake-up timeQuartz oscillator enabled-200250usTS_REReceiver wake-up timeFrequency synthesizer enabled-500600usTS_REReceiver recovery time when switching between 2 channelsFrequency synthesizer enabled-100150usTS_RSWReceiver recovery time when switching between 2 channelsBetween 2 channels at 1 MHz from each other-700usTS_RSSIRSSI wake-up timeReceiver enabled1.5msTS_OSQuartz oscillator wake-up timeFundamental striching between 2 channels-12msTS_SOSQuartz oscillator frequencyFundamental striching between 2 channels-12msTS_OSQuartz oscillator frequencyFundamental striching between 2 channels-12msTS_SPEIFEIFEI wake-up timeReceiver enabled1.5msTS_SPSQuartz oscillator frequencyFundamental or third harmonic-39-MHzYTHRQuartz oscillator frequencyFundamental or third harmonic-39-HHzVTHREquivalent input thresholdsMode A <sup>(D)</sup> , low range:VTHR10.6 <td< td=""><td></td><td></td><td></td><td>863</td><td>-</td><td>870</td><td>MHz</td></td<>				863	-	870	MHz
TS_SREReceiver wake-up timeQuartz oscillator enabled-700850usTS_STRTransmitter wake-up timeQuartz oscillator enabled-250350usTS_FSFrequency synthesizer wake-up timeQuartz oscillator enabled-200250usTS_REReceiver wake-up timeFrequency synthesizer enabled-100150usTS_RFSWReceiver recovery time when switching between 2 channelsFrequency synthesizer enabled-100150usTS_TFSWTransmitter recovery time when switching between 2 channelsBetween 2 channels at 1 MHz from each other-150250usTS_RSIRSSI wake-up timeReceiver enabled-1.5msmsTS_OSQuartz oscillator wake-up timeFundamental 3" overtone-12msTS_FEIFEI wake-up timeReceiver enabled-2/BR-msTS_FSPFrequency synthesizer stepExact step is XTAL / 77'824-500-HzVTHREquivalent input thresholdsMode A <sup>(6)</sup> , low range:VTHR1 VTHR20dBmVTHR206BmVIHDigital input level high% VDD%VOLDigital output level low% VDD%				902	-	928	MHz
TS_FSTransmitter wake-up timeQuartz oscillator enabled-250350usTS_FSFrequency synthesizer wake-up timeQuartz oscillator enabled-200250usTS_REReceiver wake-up timeFrequency synthesizer enabled-500600usTS_TRTransmitter wake-up timeFrequency synthesizer enabled-100150usTS_RFSWReceiver recovery time when switching between 2 channelsBetween 2 channels at 1 MHz from each other-700usTS_TS_RSIRSSI wake-up timeReceiver enabled-1.50250usTS_RSSIRSSI wake-up timeReceiver enabled1.5msTS_COSQuartz oscillator frequencyFundamental d' overtone-7-msTS_FEIFEIFEI wake-up timeReceiver enabled-2/BR-msXTALQuartz oscillator frequencyFundamental or third harmonic-39-MHzFSTEPFrequency synthesizer stepExact step is XTAL / 77'824-500-HzVTHREquivalent input thresholdsMode A <sup>(h)</sup> , low range:VTHR1100-dBmVTHRSpurious emission in receiver mode(3)65-dBmVIL<	TS_SRE	Receiver wake-up time	Quartz oscillator enabled	-	700	850	us
TS_FS timeFrequency synthesizer wake-up timeQuartz oscillator enabled-200250usTS_RE TS_REReceiver wake-up timeFrequency synthesizer enabled-500600usTS_TR Transmitter wake-up timeFrequency synthesizer enabled-100150usTS_RFSW switching between 2 channels switching between 2 channels switching between 2 channels switching between 2 channelsBetween 2 channels at 1 MHz from each other-150250usTS_TS_N TS_RSSIRSSI wake-up timeBetween 2 channels at 1 MHz from each other-150250usTS_RSSIRSSI wake-up timeReceiver enabled1.5msTS_OSQuartz oscillator wake-up timeFundamental 3'd' overtone-12msTS_FEIFEIWake-up timeReceiver enabled-2/BR-msXTAL VTHRQuartz oscillator frequencyFundamental or third harmonic VTHR-39-MHzFSTEPFrequency synthesizer stepExact step is XTAL / 77'824-500-HzVTHR vTHR3100-dBmMode A(th) low range:VTHR1105-dBmVTHRDigital input level high% VDD25%%VILDigital output level high% VDD25%VOLDigital output level high% VDD25%	TS_STR	Transmitter wake-up time	Quartz oscillator enabled	-	250	350	us
timeFrequency synthesizer enabled-500600usTS_REReceiver wake-up timeFrequency synthesizer enabled-100150usTS_RFSWReceiver recovery time when switching between 2 channelsBetween 2 channels at 1 MHz from each other-700usTS_TFSWTransmitter recovery time when switching between 2 channelsBetween 2 channels at 1 MHz from each other-150250usTS_TSSIRSSI wake-up timeBetween 2 channels at 1 MHz from each other-1.5msTS_COSQuartz oscillator wake-up timeReceiver enabled1.5msTS_FEIFEIWake-up timeFundamental 3'' overtone-12msTS_FEPFrequency synthesizer stepExact step is XTAL / 77'824-500-HzVTHREquivalent input thresholdsMode A( <sup>19</sup> ), low range:VTHR1 VTHR2100-dBmVTHRSpurious emission in receiver mode(3)65-dBmVIHDigital input level high% VDD75-%%VOLDigital output level high% VDD255%	TS_FS	Frequency synthesizer wake-up	Quartz oscillator enabled	-	200	250	us
IS_REReceiver wake-up timeFrequency synthesizer enabled-500600usTS_RFSWTransmitter wake-up timeFrequency synthesizer enabled-100150usTS_RFSWReceiver recovery time when switching between 2 channelsBetween 2 channels at 1 MHz-700usTS_TSWTransmitter recovery time when switching between 2 channelsBetween 2 channels at 1 MHz-150250usTS_RSSIRSSI wake-up timeReceiver enabled1.5msTS_OSQuartz oscillator wake-up timeFundamental 3'd overtone-7-msTS_FEIFEIWake-up timeReceiver enabled-2/BR-msTS_FEIFEIscillator frequencyFundamental or third harmonic-39-MHzFSTEPFrequency synthesizer stepExact step is XTAL / 77'824-500-HzVTHREquivalent input thresholds of the RSSIMode A <sup>(5)</sup> , low range:VTHR1 VTHR3100-dBmVIHDigital input level high% VDD%%VOHDigital output level high% VDD25%		time					
IS_IRIransmitter wake-up timeFrequency synthesizer enabled-100150usTS_RFSWReceiver recovery time when switching between 2 channelsBetween 2 channels at 1 MHz from each other-700usTS_TFSWTransmitter recovery time when switching between 2 channelsBetween 2 channels at 1 MHz from each other-150250usTS_RSSIRSSI wake-up timeReceiver enabled1.5msTS_OSQuartz oscillator wake-up timeFundamental 3' <sup>d</sup> overtone-12msTS_FEIFEIWake-up timeReceiver enabled1.5msXTALQuartz oscillator frequencyFundamental or third harmonic-39-MHzFSTEPFrequency synthesizer stepExact step is XTAL / 77'824-500-HzVTHREquivalent input thresholds of the RSSIMode A( <sup>(b)</sup> ) low range:VTHR1100-dBmVTHR290-dBmVTHR290-dBmVIHDigital input level high% VDD25%VOHDigital output level high% VDD25%VOLDigital output level low% VDD25%	IS_RE	Receiver wake-up time	Frequency synthesizer enabled	-	500	600	US
IS_RFSWReceiver recovery time when switching between 2 channelsBetween 2 channels at 1 MHz from each other-700usTS_TFSWTransmitter recovery time when switching between 2 channelsBetween 2 channels at 1 MHz from each other-150250usTS_RSSIRSSI wake-up timeReceiver enabled1.5msTS_OSQuartz oscillator wake-up timeFundamental 3 <sup>rd</sup> overtone-7-msTS_FEIFEI wake-up timeReceiver enabled-2/BR-msTS_FEIFEI wake-up timeReceiver enabled-2/BR-msTS_FEIFEI wake-up timeReceiver enabled-2/BR-msTS_FEIFequency synthesizer stepExact step is XTAL / 77'824-500-HzVTHREquivalent input thresholds of the RSSIMode A <sup>(5)</sup> , low range:VTHR1 VTHR2105-dBmVTHR3100-dBmVHR390-dBmVIHDigital input level high% VDD75%VOHDigital output level high% VDD25%	IS_IR	I ransmitter wake-up time	Frequency synthesizer enabled	-	100	150	US
TS_TFSWTransmitter recovery time when switching between 2 channelsBetween 2 channels at 1 MHz from each other-150250usTS_RSSIRSSI wake-up timeReceiver enabled1.5msTS_OSQuartz oscillator wake-up timeFundamental 3' <sup>d</sup> overtone-12msTS_FEIFEI wake-up timeReceiver enabled-7-msTS_FEIFEI wake-up timeReceiver enabled-2/BR-msXTALQuartz oscillator frequencyFundamental or third harmonic-39-HHzFSTEPFrequency synthesizer stepExact step is XTAL / 77'824-500-HzVTHREquivalent input thresholdsMode A <sup>(5)</sup> , low range:VTHR1110-dBmof the RSSIVTHR2100-dBmWTHR390-dBmVTHR390-dBmVIHDigital input level high% VDD75-%VOHDigital output level high% VDD25%VOHDigital output level high% VDD25%	IS_RESW	Receiver recovery time when	Between 2 channels at 1 MHz from each other	-	700		us
TS_TFSWTrainsmitter recovery timeDetween 2 channels from each otherFor each otherFor each otherTS_RSSIRSSI wake-up timeReceiver enabled1.5msTS_OSQuartz oscillator wake-up timeFundamental 3rd overtone-12msTS_FEIFEI wake-up timeReceiver enabled-7-msTS_FEIFEI wake-up timeReceiver enabled-2/BR-msXTALQuartz oscillator frequencyFundamental or third harmonic-39-HHzFSTEPFrequency synthesizer stepExact step is XTAL / 77'824-500-HzVTHREquivalent input thresholds of the RSSIMode A <sup>(5)</sup> , low range:VTHR1110-dBmVTHR2100-dBmVTHR3990-dBmVTHR365-dBmVIHDigital input level high% VDD75-%VOHDigital output level low% VDD25%VOLDigital output level low% VDD25%		Transmitter reservery time when	Rotwoon 2 channels at 1 MHz		150	250	
TS_RSSIRSSI wake-up timeReceiver enabled1.5msTS_OSQuartz oscillator wake-up timeFundamental-12ms3rd overtone-7-msTS_FEIFEI wake-up timeReceiver enabled-2/BR-msXTALQuartz oscillator frequencyFundamental or third harmonic-39-MHzFSTEPFrequency synthesizer stepExact step is XTAL / 77'824-500-HzVTHREquivalent input thresholdsMode A <sup>(5)</sup> , low range:VTHR1110-dBmof the RSSIVTHR2100-dBmVTHR3100-dBmVTHR3990-dBmVTHR365-dBmVIHDigital input level high% VDD75-%VOHDigital output level high% VDD25%VOLDigital output level high% VDD25%	15_15500	awitching between 2 channels	from each other	-	150	250	us
TS_NSINSI wake-up timeReceiver enabled12msTS_OSQuartz oscillator wake-up timeFundamental 3'd overtone-12msTS_FEIFEI wake-up timeReceiver enabled-2/BR-msXTALQuartz oscillator frequencyFundamental or third harmonic-39-MHzFSTEPFrequency synthesizer stepExact step is XTAL / 77'824-500-HzVTHREquivalent input thresholdsMode A <sup>(5)</sup> , low range:VTHR1110-dBmof the RSSIVTHR2100-dBmVTHR3100-dBmVTHR290-dBmVTHR365-dBmVIHDigital input level high% VDD75VILDigital output level high% VDD25VOLDigital output level low% VDD25		PSSI wake up time	Receiver enabled			15	me
TS_OSOutant2 oscillator wake-up timeTrainamental 3'd overtone-12Inits msTS_FEIFEI wake-up timeReceiver enabled-2/BR-msXTALQuartz oscillator frequencyFundamental or third harmonic-39-MHzFSTEPFrequency synthesizer stepExact step is XTAL / 77'824-500-HzVTHREquivalent input thresholdsMode A <sup>(5)</sup> , low range:VTHR1110-dBmof the RSSIVTHR2100-dBmVTHR3100-dBmVTHR290-dBmVTHR365-dBmVIHDigital input level high% VDD25VOHDigital output level high% VDD25VOLDigital output level low% VDD25	15_K351	RSSI wake-up lille	Fundamental	-	-	1.0	 
TS_FEIFEI wake-up timeReceiver enabled-2/BR-msXTALQuartz oscillator frequencyFundamental or third harmonic-39-MHzFSTEPFrequency synthesizer stepExact step is XTAL / 77'824-500-HzVTHREquivalent input thresholdsMode A <sup>(5)</sup> , low range:VTHR1110-dBmof the RSSIVTHR2105-dBmVTHR3100-dBmVTHR290-dBmVTHR385-dBmVTHR365-dBmVIHDigital input level high% VDD75VILDigital output level high% VDD75VOLDigital output level low% VDD25	13_03	Quartz Oscillator wake-up time	3 <sup>rd</sup> overtone	-	7	2	me
INDERIndexted of balanceIndexted of balanceIndexted of balanceIndexted of balanceXTALQuartz oscillator frequencyFundamental or third harmonic-39-MHzFSTEPFrequency synthesizer stepExact step is XTAL / 77'824-500-HzVTHREquivalent input thresholdsMode A <sup>(5)</sup> , low range:VTHR1110-dBmof the RSSIVTHR2105-dBmVTHR2100-dBmVTHR390-dBmVTHR390-dBmVIHDigital input level high% VDD75VILDigital output level high% VDD75VOLDigital output level low% VDD25VOLDigital output level low% VDD25	TS FEI	FEI wake-up time	Receiver enabled	-	2/BR		ms
KTALGddfil2 Oscinator inequalityFandamental of third familitie-0.5-MillFSTEPFrequency synthesizer stepExact step is XTAL / 77'824-500-HzVTHREquivalent input thresholds of the RSSIMode A <sup>(5)</sup> , low range:VTHR1110-dBmVTHR2105-dBmVTHR3100-dBmMode A, high range:VTHR195-dBmVTHR290-dBmVTHR365-dBmVTHR365-dBmVTHR365-MBmVIHDigital input level high% VDD75-%VOHDigital output level high% VDD75-%VOLDigital output level low% VDD25VOLDigital output level low% VDD25		Quartz oscillator frequency	Fundamental or third harmonic	_	30		MH <sub>7</sub>
VTHREquivalent input thresholds of the RSSIMode A(5), low range:VTHR1 VTHR2110 dBm dBm VTHR2VTHRof the RSSIMode A(5), low range:VTHR1 VTHR2100 dBm dBm Mode A, high range:VTHR1VTHR2100 dBm dBm VTHR3VTHR290 dBm dBm VTHR3SPRSpurious emission in receiver mode(3)65 VIHDigital input level high% VDD75 VILDigital output level high% VDD25 -VOHDigital output level high% VDD%VOLDigital output level low% VDD25 -	FSTEP	Frequency synthesizer sten	Exact step is XTAL / 77'824	_	500		Hz
VTHREquivalent input thresholdsMode A, high range: VTHR1105-dBmof the RSSIVTHR3100-dBmWode A, high range: VTHR195-dBmVTHR2990-dBmVTHR3855-dBmVTHR365-dBmVIHDigital input level high% VDD75VILDigital output level high% VDD25VOHDigital output level high% VDD%VOLDigital output level low% VDD%	VTHR	Equivalent input thresholds	Mode A <sup>(5)</sup> low range VTHR1	_	-110	_	dBm
VTHR3 Mode A, high range:VTHR1100-dBm100-dBmVTHR2 VTHR395-dBm90-dBm90-dBm90-dBmSPRSpurious emission in receiver mode(3)65-VIHDigital input level high% VDD75VILDigital input level high% VDD25VOHDigital output level high% VDD%VOLDigital output level low% VDD%	VIIIX	of the RSSI	VTHR2	_	-105	_	dBm
Mode A, high range:VTHR1 VTHR2 VTHR3dBm90-dBm90-dBm85-dBm85-dBmVIHDigital input level high% VDD65-dBmVILDigital input level low% VDD%VOHDigital output level high% VDD%VOLDigital output level low% VDD%			VTHR3	_	-100	_	dBm
VTHR2 VTHR300 -90-dBm dBmSPRSpurious emission in receiver mode(3)65-dBmVIHDigital input level high% VDD75%VILDigital input level low% VDD25%VOHDigital output level high% VDD75%VOLDigital output level low% VDD75%			Mode A, high range:VTHR1	_	-95	-	dBm
VIHR385-dBmSPRSpurious emission in receiver mode(3)65-dBmVIHDigital input level high% VDD75%VILDigital input level low% VDD25%VOHDigital output level high% VDD75%VOLDigital output level low% VDD25%			VTHR2	_	-90	-	dBm
SPRSpurious emission in receiver mode(3)65-dBmVIHDigital input level high% VDD75%VILDigital input level low% VDD25%VOHDigital output level high% VDD75%VOLDigital output level low% VDD25%			VTHR3	_	-85	-	dBm
VIHDigital input level high% VDD75%VILDigital input level low% VDD25%VOHDigital output level high% VDD75%VOLDigital output level low% VDD25%	SPR	Spurious emission in receiver mode	(3)	-	-65	-	dBm
VILDigital input level low% VDD25%VOHDigital output level high% VDD75%VOLDigital output level low% VDD25%	VIH	Digital input level high	% VDD	75	_	-	%
VOHDigital output level high% VDD75-%VOLDigital output level low% VDD25%	VIL	Digital input level low	% VDD	-	-	25	%
VOL Digital output level low % VDD 25 %	VOH	Digital output level high	% VDD	75	-	-	%
	VOL	Digital output level low	% VDD	-	-	25	%

#### Table 4: Electrical Specifications

(1) Additional bandwidths can be selected with special settings described in section 7.2.8.

(2) With additional bandwidth configuration register settings as described in sections 5.2.6 and 7.2.8.

(3) SPR strongly depends on the design of the application board and the choice of the external components. Values down to -70 dBm can be achieved with careful design.

(4) 304.7 kbit/s achievable with additional register settings as described in section 6. The 304.7kpbs max bit rate is guaranteed by validation. The max bit rate guaranteed by production test is 152.3 kbit/s

(5) RSSI also available in mode B with higher thresholds as described in section 5.2.3.4

**XE1205** 

ADVANCED COMMUNICATION & SENSING PRODUCTS



# 5 DESCRIPTION

The XE1205 is a direct conversion (Zero-IF) half-duplex data transceiver. It includes receiver, transmitter, frequency synthesizer and control logic. The circuit is intended primarily for operation in the following three ISM frequency bands 433 MHz, 868 MHz, and 915 MHz with a same 39MHz reference crystal and uses 2-level FSK modulation.

Operation of the XE1205 over the frequency range 180 MHz - 1000 MHz beyond the ISM bands described above can be achieved by modifying the reference oscillator crystal frequency. Please contact Semtech for more details.

The XE1205 is programmed by a microcontroller through the 3-wire fully-compatible SPI serial bus (MOSI, MISO, and SCK) to write to and read from the configuration registers.

The circuit consists of the following main functional blocks:

The receiver converts the incoming 2-level FSK modulated signal into a synchronized bit stream. The receiver comprises a low-noise amplifier, down-conversion mixers, baseband filters, baseband amplifiers, limiters, demodulator and bit synchronizer. The bit synchronizer transforms the data output of the demodulator into a glitch-free bit stream DATAOUT and synchronized clock DCLK. This may be easily used to sample the DATAOUT signal with minimal external processor overhead. In addition, the receiver includes a Received Signal Strength Indicator (RSSI) function and a Frequency Error Indicator (FEI) function that provides an indication of the local oscillator frequency error. A pattern recognition function may be used to detect a user-programmable reference word in the incoming bit stream. The bandwidth of the base-band filters, the frequency deviation of the expected incoming FSK signal as well as the bit rate of the received data signal are all user-programmable. The receiver also embeds an automatic frequency offset cancellation to compensate local oscillator drifts due to XTAL.

The transmitter performs the modulation of the carrier by an input baseband data signal and the transmission of the modulated signal. The frequency synthesizer is modulated directly. The modulated signal is then amplified by the on-chip RF power amplifier. The output power is user-programmable to one of four possible values. The frequency deviation and the bit rate for the transmit signal are the same as those programmed for the receiver section. User-defined pre-filtering should be enabled to ensure compliance with the requirements of ETSI EN 300 220-1 regarding transmission at 25 kHz channel spacing.

The frequency synthesizer generates the local oscillator (LO) signal for the receiver section as well as the FSK modulated signal for the transmitter section. The core of the synthesizer is implemented with a PLL structure. The frequency is user-programmable with a frequency resolution of approximately 500 Hz in the 433 MHz, 868 MHz and 915 MHz ISM frequency bands. This section includes a crystal oscillator whose signal is the reference for the PLL. This reference frequency is divided by 2, 4, 8, 16, or 32 and is made available at the CLKOUT pin to serve as a clock signal for an external processor.

The control block generates the control signals according to the setting in its set of configuration registers.

The service block performs all the necessary functions for the circuit to work properly, including the internal voltage and current sources.

#### 5.1 DATA OPERATION MODES

The XE1205 is user-programmable between two modes of operation:

Continuous mode: each bit transmitted or received is accessed directly at the DATA input/output pin.

**Buffered mode**: a 16-byte FIFO is used to store each data byte transmitted or received. This data is written to/read from the FIFO via the SPI bus. It reduces processor overhead.



#### ADVANCED COMMUNICATION & SENSING PRODUCTS

#### 5.2 RECEIVER SECTION

The XE1205 is set to receive mode when MCParam\_Select\_mode is low by setting MCParam\_Chip\_mode(1:0) to "01". If MCParam\_Select\_mode is high the XE1205 is set to receive mode by setting SW(1:0) to "01".

#### 5.2.1 LNA & Receiver modes

The LNA of the receiver has two programmable operation modes: the high sensitivity mode, Mode A, for reception of weak signals; and the high linearity mode, Mode B, for strong signals. The operation mode is defined by the value of the Rmode bit in RXParam\_Rmode configuration register.

**Mode A**: High sensitivity mode, RFS approximately 13dB better than in Mode B (see 4.2.2, RFS parameter) **Mode B**: High Linearity mode, IIP3 approximately 15dB higher than in Mode A (see 4.2.2, IIP3 parameter)

#### 5.2.2 Interrupt signal mapping

In receiver mode, two lines are dedicated to interrupt information. The interrupt pins are IRQ\_0 and IRQ\_1. IRQ\_0 has 3 selectable sources. IRQ\_1 has 2 selectable sources. The two following tables summarize the interrupt management.

IRQParam_RX_irq_0	MCParam_Buffered_mode	IRQ_0	IRQ_0 Interrupt source		
00	0	Output	Pattern		
01	0	0 Output RSSI_irq			
10	0	Output	Pattern		
11	0	Output	Pattern		
00	1	Output	No interrupt available		
01	1	Output	Write_byte		
10	1	Output	/fifoempty		
11	1	Output	Pattern		

Table 5: IRQ 0 interrupt sources in receive mode.

IRQParam_RX_irq_1	MCParam_Buffered_mode	IRQ_1	IRQ_1 Interrupt source	
00	0	Output	DCLK	
01	0	Output	DCLK	
10	0	Output	DCLK	
11	0	Output	DCLK	
00	1 Output No interrupt available		No interrupt available	
01	1	Output	Fifofull	
10	1	Output	RSSI_irq	
11	1	Output	ıt RSSI_irq	

Table 6: IRQ\_1 interrupt sources in receive mode.

#### 5.2.3 Receiver in continuous mode

In this mode, the receiver has two output signals indicating recovered clock DCLK and recovered NRZ bit DATA. DCLK is connected to output pin IRQ\_1 and DATA is connected to pin DATA configured in output mode. The bit synchronizer controls the recovered clock signal, DCLK. If the bit synchronizer is enabled by setting the bit /RXParam\_Disable\_bitsync to "0" (default value), the clock recovered from the incoming data stream appears at DCLK.

The function of the bit synchronizer is to remove glitches from the data stream and to provide a synchronous clock at DCLK. The output DATA is valid at the rising edge of DCLK. The following diagram shows the receiver chain operating in this mode

© Semtech 2008

# ADVANCED COMMUNICATION & SENSING PRODUCTS

If the bit synchronizer is disabled, the DCLK output is held low and the raw demodulator output appears at DATA.



Figure 2: Receiver chain in continuous mode

#### 5.2.3.1 Demodulator in continuous mode

The demodulator section comprises FSK demodulator, bit synchronizer, and Pattern Recognition blocks.

Data from the FSK baseband limited signals I\_lim and Q\_lim is first demodulated before passing to the bit synchronizer.

If the end-user application requires direct access to the output of the demodulator, then the RXParam\_Disable\_bitsync bit must be set high. In this case the demodulator output is directly connected to the DATA pin and the IRQ\_1 pin (DCLK) is set to low.

For best operation of the demodulator it is recommended the modulation index  $\beta$  of the input signal meets the following condition:

$$\beta = \frac{2\Delta f}{BR} \ge 2$$

where  $\Delta f$  is the frequency deviation and BR the bit rate.

# **ADVANCED COMMUNICATION & SENSING PRODUCTS**

#### 5.2.3.2 Bit synchronizer in continuous mode

The raw output signal from the demodulator may contain jitter and glitches. The bit synchronizer converts the data output of the demodulator into a glitch-free bit-stream DATA and generates a synchronized clock DCLK to be used for sampling the DATA output (see below). DCLK is available on pin IRQ\_1 when the chip operates in continuous mode.



Figure 3: Bit synchronizer timing diagram

For proper operation, in addition to the requirement for the modulation index defined in Section 5.2.3.1, the Bit Synchronizer must first receive three bytes of alternating logic value preamble, i.e. "0101" sequences. After this startup phase, the rising edge of DCLK signal is centered on the demodulated bit. Subsequent data transitions will preserve this centering.

This has two implications:

- If the Bit Rates of Transmitter and Receiver are known to be the same, the XE1203F will be able to receive an infinite unbalanced sequence (all "0s" or all "1s") with no restriction.
- If there is a difference in Bit Rate between Tx and Rx, the amount of adjacent bits at the same level that the BitSync can withstand can be estimated as:

Number of bits =  $0.5 \cdot \frac{BR}{\Delta BR}$ 

This implies approximately 6 consecutive unbalanced bytes when the Bit Rate precision is 1%, which is easily achievable (crystal tolerance is in the range of 50 to 100 ppm). It is recommended that the bit rate accuracy be better than  $\pm 5\%$  (3% for Konnex mode operation).

The bit synchronizer is enabled by default. It is controlled by RXParam\_Disable\_bitsync. If the bit synchronizer is disabled the output of the demodulator is directed to DATA and the DCLK output (IRQ\_1 Pin in continuous mode) is set to '0'.

The received bit rate is defined by the value of the MCParam\_Br(6:0) configuration register, and is calculated as follows:

**Bit rate =**  $\frac{152.34e3}{int(Br(6:0))+1}$  where int(x) is the integer value of the unsigned binary representation of x.

For the Konnex standard operation, the bit rate is fixed at 32.768 kbit/s. The bit synchronizer is automatically configured with the right bit rate value if the MCParam\_Knx configuration bit is set high.

If needed, it is possible to select intermediate bit rates by changing the Over-Sampling Ratio (OSR) of the bit synchronizer, whose default value is 32. The latter can be superseded by setting high the register TParam\_Chg\_OSR. In this case, the bit rate becomes:

Bit rate =  $\frac{152.34e3}{int(Br(6:0))+1} \cdot \frac{32}{int(OSR(7:0))+1}$ 



### ADVANCED COMMUNICATION & SENSING PRODUCTS

where OSR(7:0) is the content of the register; TParam\_OSR(7:0) as described in section 7.2.8.

For a correct operation of the bit synchronizer, the value of this register must be higher or equal to 15 and (int(OSR)+1) \* Bit\_rate should be inferior or equal to 4.87MHz.

#### 5.2.3.3 Pattern recognition block in continuous mode

In receive mode this feature is activated by setting the RXParam\_Pattern configuration register bit to high. The demodulated signal is compared with a pattern stored in the Reg\_pattern(31:0) registers. The PATTERN signal (mapped to output pin IRQ\_0) is driven by the output of this comparator and is synchronized by DCLK. It is set to high when a matching condition is detected, otherwise set to low. PATTERN output is updated at the rising edge of DCLK. The number of bits used for comparison is defined in the RXParam\_Psize(1:0) register and the number of tolerated errors for the pattern recognition is defined in the RXParam\_Ptol(1:0) register. Figure 4, illustrates the pattern matching process.



Figure 4: Pattern matching operation.

Note: The pattern recognizer is available only if the bit synchronizer is enabled.

#### 5.2.3.4 RSSI in continuous mode

This function provides a Received Signal Strength Indication based on the signal level at the output of the base-band filter. To activate this function, the bit RXParam\_RSSI must be set to "1". When activated, the 2-bit status information is stored in register RXParam\_RSSI\_OUT(1:0) and may be read through the serial control interface. The meaning of this status information is given in the table below, where  $V_{RFFIL}$  is the differential amplitude of the equivalent input RF signal when the receiver is operated in mode A. The thresholds VTHRi are at the output of the base-band filter divided by the gain between the input of the receiver and this output. When operated in mode B, equivalent VTHRi thresholds are shifted 15dBm higher.

RXPARAM_RSSI_out(1:0)	Description
0 0	$V_{\text{RFFIL}} \leq VTHR1$
0 1	$VTHR1 < V_{RFFIL} \leq VTHR2$
10	$VTHR2 < V_{RFFIL} \leq VTHR3$
11	VTHR3 < V <sub>RFFIL</sub>

Table 7: RSSI status description

The operating range of the RSSI measurement may be changed by programming the RXParam\_RSSI\_range bit; in this way two ranges with three VTHRi values may be selected. An additional way to increase RSSI operating range is to combine modes A and B thresholds. One could then cover input signals ranging from -110dBm (VTHR1, low range, mode A) up to -70dBm (VTHR3, high range, mode B)



ADVANCED COMMUNICATION & SENSING PRODUCTS

The time diagram of an RSSI measurement is given in Figure 5. When the RSSI function has been activated the signal strength is periodically measured and the result is stored in RSSI\_out\_int; this result is transferred to the register RXParam\_RSSI\_out(1:0) each time this register is read via the SPI interface. TS\_RSSI is the wake-up time required after the function has been activated to get a valid result and its value is given in section 4.2.2. TS\_RSSIM is the period between two successive measurements and its value depends on the selected frequency deviation (100  $\mu$ s for  $\Delta f > 20$  kHz, 200  $\mu$ s for 10 kHz <  $\Delta f \le 20$  kHz, 300  $\mu$ s for 7 kHz <  $\Delta f \le 10$  kHz, 400  $\mu$ s for 5 kHz <  $\Delta f \le 7$  kHz, and 500  $\mu$ s  $\Delta f \le 5$  kHz).

RXParam_RSSI		<b>b</b>					
NSS_CONFIG	TS_RSSI						
RSSI_out_int	×xx X	val1	val2	val3	V val4		<u> </u>
saout_rssi			]				
RXParam_RSSI_out	ХХХ	X	val1		¥	val4	

Figure 5: RSSI measurement timing diagram

Saout\_rssi is internally generated during a read sequence of RXParam\_RSSI\_out register.

The RSSI block can also be used in interrupt mode by setting the bit IRQParam\_RSSI\_int to 1. When RSSI\_out\_int is equal or greater than a predefined value stored in IRQParam\_RSSI\_thr(1:0), the signal IRQParam\_RSSI\_signal\_detect (can be read in the Configuration register) goes high and an interrupt signal RSSI\_irq is generated. This interrupt signal can be used by a microcontroller if IRQParam\_RX\_irq\_0 is set to "01" (see table 5). The interrupt is cleared by writing a 1 to the bit IRQParam\_RSSI\_signal\_detect. If the bit IRQParam\_RSSI\_int remains high, the process starts again. The next figure shows the timing diagram of RSSI in interrupt mode.

IRQParam_RSSI_int
RSSI_out_int <u>00</u> 00 <u>00</u> 10 <u>10</u> 00 <u>00</u> 00 <u>00</u> 00 <u>00</u> <u>11</u> <u>10</u> 00 <u>10</u> <u>10</u>
IRQParam_RSSI_signal_detect
IRQParam_RSSI_thr = "10" 📐
Clear interrupt

Figure 6: RSSI generating interrupt signal when detecting a threshold

XE1205

ADVANCED COMMUNICATION & SENSING PRODUCTS

#### 5.2.3.5 Frequency Error Indicator in continuous mode – FEI

The block is switched ON by writing bit RXParam\_FEI to '1'. This function provides information about the frequency error of the local oscillator compared with the input carrier frequency and can be used to implement an external AFC. The condition on the modulation index for proper behavior of the FEI function is:

$$\beta = \frac{2 \cdot \Delta f}{BR} \ge 2,$$

Where  $\Delta f$  is the frequency deviation and BR is the bit rate.

The time diagram of an FEI measurement is given in the next figure. When the FEI block has been woken up and is ready, and as long as the block is kept on, the frequency error is measured and the current result of the measurement is loaded in the register RXParam\_FEI\_out(15:0) each time registers 12 is read. TS\_FEI is the time required for the first evaluation to be completed after the block has been started up and its value is given in section 4.2.2. Since the contents of the configuration register is validated at the rising edge of the enable signal NSS\_CONFIG, the FEI block is actually started up at this time.



Figure 7: Timing diagram of an FEI measurement

To guarantee proper behavior of the FEI, the operation must be done when a preamble as defined in section 5.2.3.1 is received, and the sum of the frequency offset and the signal bandwidth (single sided) must be lower than the base band filter bandwidth (single sided). That is:

 $F_{offset}$  + SignalBW < FilterBW.

Where  $f_{offset}$  is the difference between the carrier frequency and the LO frequency, SignalBW is the signal bandwidth (single side) equal to the sum of the bit rate divided by 2 and the frequency deviation (BR/2 + DF), and FilterBW is the channel filter bandwidth defined by RXParam\_BW(1:0) parameters.

The frequency error can be calculated by the following formula:

The frequency error = 500\*int(FEI\_out(15:0)) in Hz

Where int(x) is the integer value of the signed binary representation of x.



#### 5.2.3.6 Frequency Error Correction

XE1205 offers two possibilities to correct the RF frequency error either by using FEI block with external microcontroller setting the corrected LO\_Frequency or by using the internal Automatic Frequency error Cancellation (AFC).

When using FEI block, RXParam\_FEI\_out(15:0) can directly be subtracted to the register MCParam\_Freq\_lo(15:0) without further calculation by a microcontroller since the PLL step is 500 Hz i.e. RXParam\_FEI\_out (15:0) represents the number of step needed to compensate the frequency error.

Saout\_fei is internally generated during a read sequence of register 12 in the same way as saout\_rssi (refer to Figure 7).

To use AFC block, FEI block should be switched on by writing bit RXParam\_FEI to '1' then AFC should be started by writing bit RX\_Param:AFC\_start to '1'. The LO\_frequency error cancellation is effective providing bit RXParam\_disable is written to '0' .Refer to previous chapter to guarantee proper behaviour of the FEI. RXParam\_AFC\_OK status register is automatically set to '0' when AFC is completed. RXParam\_AFC\_overflow will be automatically set to '1' in case the frequency error is too high to be automatically cancelled.

#### 5.2.4 DATA pin in bidirectional or unidirectional mode (continuous mode only)

The DATA pin is bi-directional by default, and is used in both transmit and receive modes. In receive mode, DATA represents demodulated received data. In transmit mode baseband data is applied to this pin.

Some applications may require a separate input and output for transmitted and received data respectively. In this case the MCParam\_Data\_unidir configuration register bit must be set to '1'. The DATA pin is then set permanently to an output for received data, and NSS\_DATA is used as the input.

#### 5.2.5 Receiver in buffered mode

In this mode, the output of the bit synchronizer, i.e. the demodulated and resynchronized signal and the clock signal DCLK are not sent directly to the output pins DATA and IRQ\_1 (DCLK). These signals are used to store the demodulated signal by packet of 8 bits in a 16 bytes FIFO. The following figure shows the receiver chain in this mode.

The FSK demodulator, bit synchronizer and pattern matching block work as described in section 5.2.2 but they are used with two additional blocks, FIFO and SPI.

When the chip is in receive mode and the MCParam\_Buffered\_mode bit is set to high then all the blocks described above are automatically enabled. In a normal communication frame the data stream comprises a 24 bit preamble, pattern (refer to section 5.2.3.3) and the data. Upon receipt of a recognized pattern, the receiver recognizes the start of a frame, strips off the preamble and pattern, then fills the FIFO with payload data to the microcontroller. This automated data recovery reduces the overhead for the host controller.

The IRQParam\_Start\_fill bit determines how the FIFO is filled:

If IRQParam\_Start\_fill is low, data only fills the FIFO subject to a correct pattern match. Data is shifted into the pattern recognition block which continuously compares the received data with the contents of the Reg\_pattern(31:0) configuration register. If a match occurs a start sequence is detected, and the internal output of the pattern matching block is asserted for one bit length and the IRQParam\_Start\_detect bit is also asserted. This internal signal may be mapped to the IRQ\_0 output using interrupt signal mapping (please refer to section 5.2.2). Once a pattern match has occurred, the pattern recognition block will remain inactive until IRQParam\_Start\_detect is re-asserted.





Figure 8: Receiver chain in buffered mode

If IRQParam\_Start\_fill is high, FIFO filling is initiated by asserting IRQParam\_Start\_detect.

Once sixteen bytes have been written to the FIFO the IRQParam\_Fifofull signal is asserted. Data should then normally be read out. If no action is taken the FIFO will overflow and subsequent data will be lost. If this occurs the IRQParam\_Fifooverrun bit is set. The IRQParam\_Fifofull signal can be mapped to pin IRQ\_1 as an interrupt for a microcontroller if IRQParam\_RX\_irq\_1 is set to "01" (please refer to section 5.2.2).

To recover from an overflow situation a '1' must be written to IRQParam\_Fifooverrun; this clears the contents of the FIFO, resets all FIFO status flags and re-initiates pattern matching (only when an overrun has occurred).

In order to clear the FIFO in reception, a "1" should be written in IRQParam\_start\_detect (bit 6 add 6).

Pattern matching can also be re-initiated during a FIFO filling sequence by writing a '1' to IRQParam\_Start\_detect.

XE1205





Figure 9: Start detection and FIFO filling

The FIFO filling process is shown in detail in Figure 9. As the first byte is written into the FIFO the signal /fifoempty goes high indicating that at least one byte is present. The microcontroller can then read the contents of the FIFO via the SPI interface. Once all data have been read from the FIFO then /fifoempty goes low. Once the last bit of the sixteenth byte has been written into the FIFO then the signal Fifofull is asserted; data should be read before the next byte is received.

 Completion of FIFO filling

 DCLK

 DATA

 //) Byte 14

 Byte 15

 Byte 16

 Write\_byte

 //Fifoempty

 Fifofull

 IRQParam\_Fifooverrun

This is illustrated in Figure 10.

Figure 10: Completion of FIFO filling

The /fifoempty signal can be used as an interrupt signal for a microcontroller by mapping to pin IRQ\_0 if IRQParam\_RX\_irq\_0 is set to "10" (please refer to section 5.2.2). Alternatively, the WRITE\_BYTE signal may also be used as an interrupt if IRQParam\_RX\_irq\_0 is set to "01".

#### 5.2.5.1 Demodulator in buffered mode

Demodulation in buffered mode occurs in the same way as in continuous mode (section 5.2.3.1). Received data is directly read from the FIFO and the DATA pin is not used.

© Semtech 2008



#### 5.2.5.2 Bit synchronizer in buffered mode

In buffered mode the bit synchronizer is automatically enabled (DCLK is not externally available).

#### 5.2.5.3 Pattern recognition block in buffered mode

In buffered mode the pattern recognition block is automatically enabled. The PATTERN signal may be mapped to pin IRQ\_0. Please refer to section 5.2.2 for further details.

#### 5.2.5.4 RSSI in buffered mode

In buffered mode the Received Signal Strength Indication operates the same way as in continuous mode. In buffered mode, however, RSSI\_irq may be mapped to IRQ\_1 (please refer to section 5.2.2) instead of to IRQ\_0 in continuous mode.

#### 5.2.5.5 Frequency Error Indicator in buffered mode – FEI

In buffered mode the Frequency Error Indication operates the same way as in continuous mode. Please refer to section 5.2.3.5 for more details.

#### 5.2.6 Additional narrowband filter bandwidths

The lowest bandwidth for the base-band filter which can be selected by changing only a 2-bit word in the configuration register is 10 kHz. However, as described in section 7.2.8, additional register settings allow this bandwidth to be further reduced. This option allows the user to improve the selectivity of the receiver for very narrow-band applications.

Activating this option is advised for bit rates and frequency deviations not higher than 4.8 kbit/s and 5 kHz and if the LO frequency of the receiver is well controlled, for instance by means of a very accurate crystal or the activation of an AFC. The table below gives the sensitivity and the adjacent channel rejection for BR = 4.8 kbit/s and  $\Delta f$  = 5 kHz for different bandwidths.

Bandwidth SSB	TParam_Low _BW	TParam_Code_BW(8:0)	Sensitivity RFS (BER=0.1%)	Adjacent Channel Rejection ACR (25 kHz offset single tone)
10 kHz	0	Х	-116 dBm	20 dBc
9 kHz	1	139	-116 dBm	25 dBc
8 kHz	1	160	-115.5 dBm	30 dBc
7 kHz	1	185	-115 dBm	35 dBc

Table 8: Performances of the receiver for very narrow bandwidths and 4.8 kbit/s

Table 9 below gives the sensitivity and the adjacent channel rejection for BR = 1.2 kbit/s and  $\Delta f$  = 2 kHz.

Bandwidth SSB	TParam_Low _BW	TParam_Code_BW(8:0)	Sensitivity RFS (BER=0.1%)	Adjacent Channel Rejection ACR (25 kHz offset single tone)
10 kHz	0	Х	-117.5 dBm	18 dBc
9 kHz	1	139	-118 dBm	23 dBc
8 kHz	1	160	-119 dBm	28 dBc
7 kHz	1	185	-119.5 dBm	33 dBc

Table 9: Performances of the receiver for very narrow bandwidths and 1.2 kbit/s

It can be seen from table 9 that this option also allows the sensitivity to be improved for very low bit rates and frequency deviations.

© Semtech 2008

XE1205



ADVANCED COMMUNICATION & SENSING PRODUCTS

#### 5.3 TRANSMITTER SECTION

The XE1205 is set to transmit mode when MCParam\_Select\_mode is low by setting MCParam\_Chip\_mode(1:0) to "10". If MCParam\_Select\_mode is high the XE1205 is set to transmit mode by setting pins SW(1:0) to "10".

The data directly modulates the LO, or an (optional) pulse shaping filter can be used resulting in an adjacent channel power down to -37dBm at 25kHz for an output power up to 10dBm.

In continuous mode the transmitted data is sent directly to the frequency synthesizer.

In buffered mode the data is first written into the sixteen byte FIFO via the SPI interface; data from the FIFO is used to modulate the frequency synthesizer.

#### 5.3.1 Output power

The output power of the power amplifier is programmable on four values with the register TXParam\_Power (please refer to section 7.2.4 below), as shown in Table 10, where RFOP values are given in the Electrical Specifications section 4.2.2.

TXParam_POWER	Output power
0 0	RFOP1
0 1	RFOP2
1 0	RFOP3
11	RFOP4

Table 10: Output power settings

#### 5.3.2 Transmitter in continuous mode

The transmitter works in continuous mode if the bit MCParam\_Buffered\_mode is low. The transmit data should be applied to pin DATA if register bit Data\_unidir is low or pin NSS\_DATA if register bit Data\_unidir is high. Figure 11 shows the transmitter chain in continuous mode:



Figure 11: Transmitter data path in continuous mode

The pulse shaping function is enabled by setting TXParam\_Filter to '1'. If the filtering option is selected, the DCLK signal is used as data clock in the transmission and this clock is generated at a frequency according to the selected bit rate. The DCLK signal is supplied to the microcontroller via the pin IRQ\_1 which must update the data on the falling edge. The data is sampled at the rising edge of DCLK and filtered.

Figure 12 shows an example of filtered data for a bit rate of 4.8kbit/s and a frequency deviation of 5 kHz:





Figure 12: Pre-filtering of bit stream in transmit mode

The filtering option can be used for all bit rates specified in section 5.2.3.2 and for the following frequency deviations.

Freq_dev(8:0)	Frequency deviation (kHz)
000000101	2.5
000001010	5
000010100	10
000101000	20
001010000	40
010100000	80
10100000	160

Table 11: Available frequency deviations when using the filtering option

**XE1205** 



#### 5.3.3 Transmitter in buffered mode.

The transmitter works in buffered mode if bit MCParam\_Buffered\_mode is high. Data to be transmitted is written to the 16-byte FIFO via the SPI interface. The data is loaded into a shift register which passes the data bit by bit to the data shaping filter or directly to the frequency synthesizer (as explained in the previous section). The transmitter chain is shown in Figure 13:



Figure 13: Transmit chain in buffered mode

FIFO operation in transmit mode is similar to receive mode; transmission either starts immediately after data is written into the FIFO or when the FIFO is full, determined by the IRQParam\_Start\_full bit setting.

If the transmit FIFO is full the interrupt signal fifofull is asserted on pin IRQ\_1 (if configured accordingly). If data is written into the FIFO while it is full, the flag IRQParam\_Fifooverrun will be set to '1' and the previous FIFO contents will be overwritten.

The IRQParam\_Fifooverrun flag is cleared by writing a '1' to it. At the same time this clears the contents of the FIFO. Once the last data in the FIFO is loaded into the shift register, the flag /fifoempty is set to high on pin IRQ\_0. If new data is not written in the FIFO and the last bit of the shift register has been transferred to the frequency synthesizer, the bit IRQParam\_Tx\_stopped goes high and the data seen by the frequency synthesizer is the last bit sent. If the transmitter is switched off (e.g. entry into another mode), the transmission will stop immediately even if there is still unsent data in the shift register.

In transmit mode the two interrupt signals are IRQ\_0 and IRQ\_1.

IRQ\_1 is mapped to IRQParam\_Fifofull signal indicating that the transmission FIFO is full when IRQParam\_Tx\_irq\_1 is set to '0' and to TX\_stopped when IRQParam\_Tx\_irq\_1 is set to '1'.

IRQ\_0 is mapped to the /fifoempty signal; this signal is used to indicate that the transmission FIFO is empty and must be refilled with data to continue data transmission.



#### 5.4 FREQUENCY SYNTHESIZER

The Frequency Synthesizer generates the local oscillator (LO) signal for the receiver section as well as the continuous phase FSK (CPFSK) modulated signal for the transmitter section. The core of the synthesizer is implemented with a Sigma-Delta PLL architecture. The frequency is programmable with a step-size of 500 Hz in the 433, 868 and 915 MHz frequency bands. This block includes a crystal oscillator which provides the frequency reference for the PLL. This reference frequency can also be used as a reference clock for the external microcontroller on the CLKOUT pin.

#### 5.4.1 Clock Output for an external processor

A reference clock can be generated for use by an external microcontroller. The OSCParam\_Clkout configuration bit controls the CLKOUT pin. When set to high, CLKOUT is enabled, otherwise it is disabled. The output frequency at CLKOUT is defined by the value of the OSCParam\_Clkout\_freq(2:0) parameter. The output frequency at CLKOUT is the reference oscillator frequency divided by 2, 4, 8, 16 or 32. With a reference oscillator frequency of 39 MHz this provides a reference clock at 19.5 MHz, 9.75 MHz, 4.87 MHz, 2.44 MHz or 1.22 MHz, respectively.

This clock signal is disabled in Sleep Mode.

XE1205



# 6 HIGHEST BIT RATES: EXAMPLE OF 304.7 KBIT/S OPERATION

XE1205 is able to sustain other bit rates between 152.34 kbit/s and 304.7 kbit/s using OSR\_minus\_1 register as described in section 5.2.3.2. It is recommended whenever possible to use a modulation index ( $\beta$ =2 $\Delta$ f/BR) ≥2 whenever possible. For the highest bit rates the receiver filter bandwidth will limit the maximal usuable  $\beta$ . Lower modulation indexes should be used then. In this chapter we provide the example of the highest bit rate.

In order to operate at 304.7 kbit/s the following settings should be used:

Please note that exact bitrate value is 304.6875 kbit/s.

#### 6.1 REGISTERS SETTINGS

#### 6.1.1 Bitrate (BR) and frequency deviation (fdev)

At 304.7 kbit/s, a modulation index close to 1 is compulsory because of the limited bandwidth of the Rx filter. Frequency deviation will be set to 160 kHz to also take benefit from the Tx filter available (Cf Table 11). Consequently, following settings should be programmed:

Name	Address	Bits	Value (d)	Note
Frog. dov(8:0)	0	0	320	160.36 kHz
Fled_dev(6.0)	1	7-0		
Br(6:0)	2	6-0	0	152.34 kbit/s…
Chg_OSR	27	4	1	
OSR (7:0)	28	7-0	15	=>304.68 kbit/s

Table 12: common registers settings for 304.7 kbit/s

#### 6.1.2 Rx filter

For a correct behavior we recommend to have an Rx filter bandwidth of minimum fdev + (BR/2). Consequently, following settings should be programmed:

Name	Address	Bits	Value (d)	Note
BW(1:0)	8	6-5	3	200 kHz…
Max_BW	8	4	0	
TParam_Low_BW	19	2	1	
TParam Code BW(8:0)	21	6-0	87	=>320 kHz
	22	7-6		

Table 13: Rx registers settings for 304.7 kbit/s

#### 6.1.3 Tx filter

Tx filter is also available at 304.7 kbit/s operation and although not compulsory, its use is recommended to reduce spectrum bandwidth. Contrary to the other bitrates, an additional specific bit must be set.

Consequently, following settings should be programmed:

Name	Address	Bits	Value (d)	Note
Filter	7	4	1	
304 kbit/s_filter	18	3	1	

Table 14: Tx registers settings for 304.7 kbit/s



#### 6.2 HARDWARE SETTINGS

When operating at 304.7 kbit/s, the loop filter must be modified. Typical recommended component values are provided below :

Name	434 MHz	869 MHz	915 MHz	Tolerance
CL1	3.3 nF	10 nF	10 nF	± 5%
CL2	220 pF	150 pF	150 pF	± 5%
RL1	1.5 kΩ	1.5 kΩ	1.5 kΩ	± 5%

Table 15: PLL Loop Filter Bill of Material for 304.7 kbit/s

#### 6.3 OPERATION

Like for any other configuration, in order to avoid crystal misalignment issues and get the best performance it is recommended to perform an AFC with maximum Rx filter bandwidth before using the 304.7 kbit/s with the settings described above.

AFC operation may need to be performed at a lower datarate to cover worst case crystal, process and temperature variations.

Please note that all features including FIFO are available at bit rates up to 304.7 kbit/s.

#### 6.4 TYPICAL PERFORMANCE

- Sensitivity@0.1%: -102 dBm in mode A and -90 dBm in mode B.
- ACR@1MHz offset, single tone: 25 dBc.



# 7 SERIAL INTERFACE DEFINITION AND PRINCIPLE OF OPERATION

#### 7.1 SERIAL CONTROL INTERFACE

The XE1205 contains two SPI-compatible serial interfaces, one to send and read the chip configuration, the other to send and receive data in buffered mode. Both interfaces are configured in slave mode and share the same pins MISO (Master In Slave Out), MOSI (Master Out Slave In), SCK (Serial Clock). Two additional pins are required to select the SPI interface: NSS\_CONFIG to change or read the transceiver configuration, and NSS\_DATA to send or read data.

Figure 14 shows the connections between the transceiver and a microcontroller when buffered mode is used. IRQ\_0 and IRQ\_1 are not mentioned in the drawing but can be used.



Figure 14: Connection between SPI DATA, SPI CONFIG and a micro-controller

It is possible to change between the four modes (sleep, stand-by, receive, transmit) by using the two-bit signal SW(1:0). This option is enabled by setting the bit MCParam\_Select\_mode to '1' in the configuration register.

A byte transmission can be seen as a rotate operation between the value stored in an 8 bit shift register of the master device (the microcontroller for instance) and the value stored in an 8 bit shift register of the selected slave device (the transceiver). The SCK line is used to synchronize both SPI interfaces. Data is transferred full-duplex from master to slave through the MOSI line and from slave to master through the MISO line. The most significant bit is always sent first. In both SPI interfaces the rising SCK edge is used to sample the received bit, and the falling SCK edge shifts the data inside the shift register. Max SCK frequency is 2MHz.

The NSS\_CONFIG or NSS\_DATA signal is controlled by the master device and should remain low during the byte transmission. It is not necessary to toggle the NSS\_CONFIG signal back to high and back to low between each transmitted byte. However It is necessary to toggle the NSS\_DATA signal back to high and back to low between each transmitted byte. The transmission is synchronized by the NSS\_CONFIG or NSS\_DATA signal. While the NSS\_CONFIG or NSS\_DATA signal. While the NSS\_CONFIG or NSS\_DATA is high, the counters controlling transmission are reset. Reception starts with the first clock cycle after the falling edge of NSS\_CONFIG or NSS\_DATA; if either signal goes high during a byte transmission the counters are reset and the byte has to be retransmitted.

XE1205

ADVANCED COMMUNICATION & SENSING PRODUCTS

#### 7.1.1 Chip configuration via SPI\_CONFIG interface

The SPI\_CONFIG interface is selected if NSS\_CONFIG is low even if the circuit is in buffered mode and NSS\_DATA is low (SPI\_CONFIG has priority). To configure the transceiver two bytes are required; the first byte contains a start bit (equal to 0), R/W information ('1' for a read operation or '0' for a write operation), 5 bits for the address of the register and finally a stop bit (equal to '1'). The second byte contains the data to be sent in write mode or the new address to read from in read mode. Figure 15 shows the timing diagram for a typical write sequence:



Figure 15: Write sequence when sending a new configuration to the XE1205 via the SPI\_CONFIG

NSS\_CONFIG must remain low during the transmission of the two bytes (address and data); if it goes high after the first byte, then the next byte will be considered as an address byte. When writing more than one register successively, NSS\_CONFIG does not need to make a high to low transmission between two write sequences. The bytes are alternatively considered as an address byte followed by a data byte.

The read sequence via the SPI\_CONFIG interface is similar to the write one except that the data byte contains all zeroes