

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







XL216-512-TQ128 Datasheet



Table of Contents

1	xCORE Multicore Microcontrollers
2	XL216-512-TQ128 Features
3	Pin Configuration
4	Signal Description
5	Example Application Diagram
6	Product Overview
7	PLL
8	Boot Procedure
9	Memory
10	JTAG
11	Board Integration
12	DC and Switching Characteristics
13	Package Information
14	Ordering Information
App	endices
Α	Configuration of the XL216-512-TQ128
В	Processor Status Configuration
C	Tile Configuration
D	Node Configuration
E	JTAG, xSCOPE and Debugging
F	Schematics Design Check List
G	PCB Layout Design Check List
Н	Associated Design Documentation
1	Related Documentation
J	Revision History

TO OUR VALUED CUSTOMERS

It is our intention to provide you with accurate and comprehensive documentation for the hardware and software components used in this product. To subscribe to receive updates, visit http://www.xmos.com/.

XMOS Ltd. is the owner or licensee of the information in this document and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd. makes no representation that the information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries, and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.

1 xCORE Multicore Microcontrollers

The xCORE-200 Series is a comprehensive range of 32-bit multicore microcontrollers that brings the low latency and timing determinism of the xCORE architecture to mainstream embedded applications. Unlike conventional microcontrollers, xCORE multicore microcontrollers execute multiple real-time tasks simultaneously and communicate between tasks using a high speed network. Because xCORE multicore microcontrollers are completely deterministic, you can write software to implement functions that traditionally require dedicated hardware.




Figure 1: XL216-512-TQ128 block diagram

Key features of the XL216-512-TQ128 include:

- ► **Tiles**: Devices consist of one or more xCORE tiles. Each tile contains between five and eight 32-bit xCOREs with highly integrated I/O and on-chip memory.
- ▶ Logical cores Each logical core can execute tasks such as computational code, DSP code, control software (including logic decisions and executing a state machine) or software that handles I/O. Section 6.1
- ➤ xTIME scheduler The xTIME scheduler performs functions similar to an RTOS, in hardware. It services and synchronizes events in a core, so there is no requirement for interrupt handler routines. The xTIME scheduler triggers cores on events generated by hardware resources such as the I/O pins, communication channels and timers. Once triggered, a core runs independently and concurrently to other cores, until it pauses to wait for more events. Section 6.2
- ▶ Channels and channel ends Tasks running on logical cores communicate using channels formed between two channel ends. Data can be passed synchronously or asynchronously between the channel ends assigned to the communicating tasks. Section 6.5
- ▶ xCONNECT Switch and Links Between tiles, channel communications are implemented over a high performance network of xCONNECT Links and routed through a hardware xCONNECT Switch. Section 6.6

- ▶ **Ports** The I/O pins are connected to the processing cores by Hardware Response ports. The port logic can drive its pins high and low, or it can sample the value on its pins optionally waiting for a particular condition. Section 6.3
- ► Clock blocks xCORE devices include a set of programmable clock blocks that can be used to govern the rate at which ports execute. Section 6.4
- ▶ Memory Each xCORE Tile integrates a bank of SRAM for instructions and data, and a block of one-time programmable (OTP) memory that can be configured for system wide security features. Section 9
- ▶ PLL The PLL is used to create a high-speed processor clock given a low speed external oscillator. Section 7
- ▶ JTAG The JTAG module can be used for loading programs, boundary scan testing, in-circuit source-level debugging and programming the OTP memory. Section 10

1.1 Software

Devices are programmed using C, C++ or xC (C with multicore extensions). XMOS provides tested and proven software libraries, which allow you to quickly add interface and processor functionality such as USB, Ethernet, PWM, graphics driver, and audio EQ to your applications.

1.2 xTIMEcomposer Studio

The xTIMEcomposer Studio development environment provides all the tools you need to write and debug your programs, profile your application, and write images into flash memory or OTP memory on the device. Because xCORE devices operate deterministically, they can be simulated like hardware within xTIMEcomposer: uniquely in the embedded world, xTIMEcomposer Studio therefore includes a static timing analyzer, cycle-accurate simulator, and high-speed in-circuit instrumentation

xTIMEcomposer can be driven from either a graphical development environment, or the command line. The tools are supported on Windows, Linux and MacOS X and available at no cost from xmos.com/downloads. Information on using the tools is provided in the xTIMEcomposer User Guide, X3766.

2 XL216-512-TQ128 Features

► Multicore Microcontroller with Advanced Multi-Core RISC Architecture

- 16 real-time logical cores on 2 xCORE tiles
- Cores share up to 1000 MIPS
 - Up to 2000 MIPS in dual issue mode
- Each logical core has:
 - Guaranteed throughput of between 1/5 and 1/8 of tile MIPS
 - 16x32bit dedicated registers
- 167 high-density 16/32-bit instructions
 - All have single clock-cycle execution (except for divide)
 - 32x32-64-bit MAC instructions for DSP, arithmetic and user-definable cryptographic functions

▶ Programmable I/O

- 88 general-purpose I/O pins, configurable as input or output
 - Up to 32 x 1bit port, 12 x 4bit port, 8 x 8bit port, 4 x 16bit port
 - 4 xCONNECT links
- Port sampling rates of up to 60 MHz with respect to an external clock
- 64 channel endss (32 per tile) for communication with other cores, on or off-chip

Memory

- 512KB internal single-cycle SRAM (max 256KB per tile) for code and data storage
- 16KB internal OTP (max 8KB per tile) for application boot code

▶ Hardware resources

- 12 clock blocks (6 per tile)
- 20 timers (10 per tile)
- 8 locks (4 per tile)

▶ JTAG Module for On-Chip Debug

▶ Security Features

- Programming lock disables debug and prevents read-back of memory contents
- AES bootloader ensures secrecy of IP held on external flash memory


► Ambient Temperature Range

- Commercial qualification: 0°C to 70°C
 Industrial qualification: -40°C to 85°C
- Speed Grade
 - 20: 1000 MIPS

▶ Power Consumption

- 570 mA (typical)
- ▶ 128-pin TQFP package 0.4 mm pitch

3 Pin Configuration



4 Signal Description

This section lists the signals and I/O pins available on the XL216-512-TQ128. The device provides a combination of 1 bit, 4bit, 8bit and 16bit ports, as well as wider ports that are fully or partially (gray) bonded out. All pins of a port provide either output or input, but signals in different directions cannot be mapped onto the same port.

Pins may have one or more of the following properties:

- ▶ PD/PU: The IO pin has a weak pull-down or pull-up resistor. The resistor is enabled during and after reset. Enabling a link or port that uses the pin disables the resistor. Thereafter, the resistor can be enabled or disabled under software control. The resistor is designed to ensure defined logic input state for unconnected pins. It should not be used to pull external circuitry. Note that the resistors are highly non-linear and only a maximum pull current is specified in Section 12.2.
- ▶ ST: The IO pin has a Schmitt Trigger on its input.
- ▶ IOL/IOT/IOR: The IO pin is powered from VDDIOL, VDDIOT, and VDDIOR respectively

Power pins (8)						
Signal	Function	Type	Properties			
GND	Digital ground	GND				
OTP_VCC	OTP power supply	PWR				
PLL_AGND	Analog ground for PLL	PWR				
PLL_AVDD	Analog PLL power	PWR				
VDD	Digital tile power	PWR				
VDDIOL	Digital I/O power (left)	PWR				
VDDIOR	Digital I/O power (right)	PWR				
VDDIOT	Digital I/O power (top)	PWR				

JTAG pins (6)							
Signal	Function	Type	Properties				
RST_N	Global reset input	Input	IOL, PU, ST				
TCK	Test clock	Input	IOL, PD, ST				
TDI	Test data input	Input	IOL, PU				
TDO	Test data output	Output	IOL, PD				
TMS	Test mode select	Input	IOL, PU				
TRST_N	Test reset input	Input	IOL, PU, ST				

Signal Function				I/	O pin:	s (88)			
X0D01	Signal	Function						Type	Properties
XODO2 4A0 8A0 16A0 32A20 I/O IOL, PD XODO3 4A1 8A1 16A1 32A21 I/O IOL, PD XODO4 4B0 8A2 16A2 32A22 I/O IOL, PD XODO5 4B1 8A3 16A3 32A23 I/O IOL, PD XODO6 4B2 8A4 16A4 32A24 I/O IOL, PD XODO7 4B3 8A5 16A5 32A25 I/O IOL, PD XODO8 4A2 8A6 16A6 32A25 I/O IOL, PD XODD10 X0L33ut 1C0 I/O IOL, PD XOD11 1D0 I/O IOR, PD XOD13 1F0 I/O IOR, PD XOD14 4C0 8B0 16A8 32A28 I/O IOR, PD XOD15 4C1 8B1 16A9 32A29 I/O IOR, PD XOD13 1F0 4C1 8B1 16A9	X0D00		1A ⁰					I/O	IOL, PD
XODO3	X0D01	X ₀ L3 ² _{out}	1B ⁰					I/O	IOL, PD
X0D04	X0D02			4A ⁰	8A ⁰	16A ⁰	32A ²⁰	I/O	IOL, PD
X0D05	X0D03			4A ¹	8A ¹	16A ¹	32A ²¹	I/O	IOL, PD
XDD06 4B² 8A⁴ 16A⁴ 32A²⁴ I/O IOL, PD XDD07 4B³ 8A⁵ 16A⁵ 32A²⁵ I/O IOL, PD XDD08 4A² 8A⁶ 16A⁶ 32A²⁶ I/O IOL, PD XDD10 X₀L3³₃ 1C⁰ IZO I/O IOL, PD XDD11 1D⁰ IZO I/O IOL, PD XDD11 1D⁰ IZO IZO IOL, PD XDD11 1D⁰ IZO IZO IZO IOL, PD XDD12 1E⁰ IZO IZO IZO IOC IOR, PD XDD13 1F⁰ IZO IZO IZO IZO IOR, PD XDD14 4C⁰ 86⁰ 16A³ 32A²⁰ IZO IOR, PD XDD15 4C¹ 8B¹ 16A¹ 32A²⁰ IZO IOR, PD XDD16 X₀L⁴¹n 4D⁰ 8B² 16A¹¹ IZO IZO IZO IOR, PD XDD17 <	X0D04			4B ⁰	8A ²	16A ²	32A ²²	I/O	IOL, PD
XODO7 4B³ 8A⁵ 16A⁵ 32A²⁵ I/O IOL, PD XOD08 4A² 8A⁶ 16A⁶ 32A²⁶ I/O IOL, PD XOD09 4A³ 8A⁶ 16A⁶ 32A²⁷ I/O IOL, PD XOD10 X ₀ L3³₃ 1C° I/O IOL, PD I/O IOL, PD XOD11 1D° IP° I/O IOL, PD I/O IOL, PD XOD12 1E° IP° I/O IOR, PD I/O IOR, PD XOD13 1F° IP° I/O IOR, PD I/O IOR, PD XOD14 4C° 8B° 16A⁰ 32A²⁰ I/O IOR, PD XOD15 4C¹ 8B¹ 16A⁰ 32A²⁰ I/O IOR, PD XOD16 X ₀ L4¹n 4D° 8B² 16A¹¹ I/O IOR, PD XOD17 X ₀ L4¹n 4D° 8B² 16A¹¹ I/O IOR, PD XOD18 X ₀ L4¹n 4D° 8B²	X0D05			4B ¹	8A ³	16A ³	32A ²³	I/O	IOL, PD
XDD08 4A2 8A6 16A6 32A ²⁶ I/O IOL, PD XDD09 4A3 8A7 16A7 32A ²⁷ I/O IOL, PD XDD10 X ₀ L33/ _{out} 1C° I/O IOL, PD I/O IOL, PD XDD11 1D° I/O IOL, PD I/O IOL, PD XDD12 1E° I/O IOR, PD I/O IOR, PD XDD13 1F° I/O IOR, PD I/O IOR, PD XDD14 4C° 88° 16A ⁸ 32A ²⁸ I/O IOR, PD XDD15 4C¹ 88¹ 16A³ 32A ²⁹ I/O IOR, PD XDD15 4C¹ 88¹ 16A¹ I/O IOR, PD XDD16 X ₀ L4¹ 4D° 88² 16A¹ I/O IOR, PD XDD17 X ₀ L4¹ 4D° 88² 16A¹ I/O IOR, PD XDD18 X ₀ L4¹ 4D° 88² 16A¹ 1/O IOR, PD	X0D06			4B ²	8A ⁴	16A ⁴	32A ²⁴	I/O	IOL, PD
XOD09 4A³ 8A² 16A² 32A²? I/O IOL, PD XOD10 X ₀ L3³ _{out} 1C° I/O IOL, PD XOD11 1D° I/O IOL, PD XOD12 1E° I/O IOR, PD XOD13 1F° I/O IOR, PD XOD14 4C° 88° 16A° 32A²² I/O IOR, PD XOD15 4C¹ 88¹ 16A° 32A²² I/O IOR, PD XOD16 X ₀ L4¹ 4D° 88² 16A¹° 1/O IOR, PD XOD17 X ₀ L4¹ 4D° 88² 16A¹° I/O IOR, PD XOD18 X ₀ L4¹ 4D° 88² 16A¹° I/O IOR, PD XOD18 X ₀ L4¹ 4D° 88² 16A¹° I/O IOR, PD XOD19 X ₀ L1² 4D° 88° 16A¹° 1/O IOR, PD XOD20 4C° 86° 16A¹° 32A³¹ I/O IOR, PD <td>X0D07</td> <td></td> <td></td> <td>4B³</td> <td>8A⁵</td> <td>16A⁵</td> <td>32A²⁵</td> <td>I/O</td> <td>IOL, PD</td>	X0D07			4B ³	8A ⁵	16A ⁵	32A ²⁵	I/O	IOL, PD
X0D10	X0D08			4A ²	8A ⁶	16A ⁶	32A ²⁶	I/O	IOL, PD
XOD11 1D0 I/O IOL, PD XOD12 1E0 I/O IOR, PD XOD13 1F0 I/O IOR, PD XOD14 4C0 880 16A8 32A28 I/O IOR, PD XOD15 4C1 8B1 16A9 32A29 I/O IOR, PD XOD16 XoL4in 4D0 8B2 16A10 I/O IOR, PD XOD17 XoL4in 4D1 8B3 16A11 I/O IOR, PD XOD18 XoL4in 4D2 8B4 16A12 I/O IOR, PD XOD18 XoL4in 4D3 8B5 16A13 I/O IOR, PD XOD20 4C2 8B6 16A13 I/O IOR, PD XOD21 4C3 8B7 16A15 32A31 I/O IOR, PD XOD22 1G0 IO I/O IOR, PD IOR, PD XOD23 1H0 I/O IOR, PD IOR, PD XOD24 <t< td=""><td>X0D09</td><td></td><td></td><td>4A³</td><td>8A⁷</td><td>16A⁷</td><td>32A²⁷</td><td>I/O</td><td>IOL, PD</td></t<>	X0D09			4A ³	8A ⁷	16A ⁷	32A ²⁷	I/O	IOL, PD
NOD12	X0D10	X ₀ L3 ³ _{out}	1C ⁰					I/O	IOL, PD
XOD13	X0D11		1D ⁰					I/O	IOL, PD
XOD14 4C ⁰ 8B ⁰ 16A ⁸ 32A ²⁸ I/O IOR, PD XOD15 4C ¹ 8B ¹ 16A ⁹ 32A ²⁹ I/O IOR, PD XOD16 X ₀ L4 ¹ _{in} 4D ⁰ 8B ² 16A ¹⁰ I/O IOR, PD XOD17 X ₀ L4 ¹ _{in} 4D ¹ 8B ³ 16A ¹¹ I/O IOR, PD XOD18 X ₀ L4 ¹ _{in} 4D ² 8B ⁴ 16A ¹² I/O IOR, PD XOD19 X ₀ L4 ¹ _{in} 4D ³ 8B ⁵ 16A ¹³ I/O IOR, PD XOD20 4C ² 8B ⁶ 16A ¹⁴ 32A ³⁰ I/O IOR, PD XOD21 4C ² 8B ⁶ 16A ¹⁴ 32A ³¹ I/O IOR, PD XOD22 1G ⁰ I/O IOR, PD IOR, PD IOR, PD XOD23 1H ⁰ I/O IOR, PD IOR, PD XOD24 X ₀ L7 ⁰ _{0ut} 1J ⁰ I/O IOR, PD XOD25 X ₀ L7 ⁰ _{0ut} 4E ⁰ 8C ⁰	X0D12		1E ⁰					I/O	IOR, PD
XOD15 4C1 8B1 16A9 32A29 I/O IOR, PD XOD16 X ₀ L4 ⁴ _{in} 4D0 8B2 16A10 I/O IOR, PD XOD17 X ₀ L4 ¹ _{in} 4D1 8B3 16A11 I/O IOR, PD XOD18 X ₀ L4 ¹ _{in} 4D2 8B4 16A12 I/O IOR, PD XOD19 X ₀ L4 ¹ _{in} 4D3 8B5 16A13 I/O IOR, PD XOD20 4C2 8B6 16A14 32A30 I/O IOR, PD XOD21 4C3 8B7 16A15 32A31 I/O IOR, PD XOD22 1G0 4C3 8B7 16A15 32A31 I/O IOR, PD XOD23 1H0 4C3 8B7 16A15 32A31 I/O IOR, PD XOD24 X ₀ L7 ⁰ _{0in} 1I ⁰ IOR, PD I/O IOR, PD XOD25 X ₀ L7 ⁰ _{0in} 1I ⁰ IOR, PD I/O IOR, PD XOD26 X ₀ L7	X0D13		1F ⁰					I/O	IOR, PD
XOD16 X ₀ L4 _{in} ⁴ 4D ⁰ 8B ² 16A ¹⁰ I/O IOR, PD XOD17 X ₀ L4 _{in} ¹ 4D ¹ 8B ³ 16A ¹¹ I/O IOR, PD XOD18 X ₀ L4 _{in} ¹ 4D ² 8B ⁴ 16A ¹² I/O IOR, PD XOD19 X ₀ L4 _{in} ¹ 4D ³ 8B ⁵ 16A ¹³ I/O IOR, PD XOD20 4C ² 8B ⁶ 16A ¹⁴ 32A ³⁰ I/O IOR, PD XOD21 4C ³ 8B ⁷ 16A ¹⁵ 32A ³¹ I/O IOR, PD XOD22 1G ⁰ I/O IOR, PD IOR, PD XOD23 1H ⁰ I/O IOR, PD XOD24 X ₀ L7 _{0ut} ⁰ 1J ⁰ I/O IOR, PD XOD25 X ₀ L7 _{0ut} ⁰ 1J ⁰ I/O IOR, PD XOD26 X ₀ L7 _{0ut} ⁰ 4E ⁰ 8C ⁰ 16B ⁰ I/O IOR, PD XOD27 X ₀ L7 _{0ut} ⁰ 4E ¹ 8C ¹ 16B ¹ I/O IOR, PD	X0D14			4C ⁰	8B ⁰	16A ⁸	32A ²⁸	I/O	IOR, PD
XOD17 X ₀ L4 ¹ _{in} 4D ¹ 8B ² 16A ¹ 1 I/O IOR, PD XOD18 X ₀ L4 ¹ _{in} 4D ² 8B ⁴ 16A ¹² I/O IOR, PD XOD19 X ₀ L4 ¹ _{in} 4D ³ 8B ⁵ 16A ¹³ I/O IOR, PD XOD20 4C ² 8B ⁶ 16A ¹⁴ 32A ³⁰ I/O IOR, PD XOD21 4C ³ 8B ⁷ 16A ¹⁵ 32A ³¹ I/O IOR, PD XOD22 1G ⁰ I/O IOR, PD IOR, PD XOD23 1H ⁰ I/O IOR, PD XOD24 X ₀ L7 ⁰ _{out} 1J ⁰ I/O IOR, PD XOD25 X ₀ L7 ⁰ _{out} 1J ⁰ I/O IOR, PD XOD26 X ₀ L7 ⁰ _{out} 4E ⁰ 8C ⁰ 16B ⁰ I/O IOR, PD XOD27 X ₀ L7 ⁰ _{out} 4E ¹ 8C ¹ 16B ¹ I/O IOR, PD XOD28 4F ⁰ 8C ² 16B ² I/O IOR, PD XOD30	X0D15			4C ¹	8B ¹		32A ²⁹	I/O	IOR, PD
XOD18 X ₀ L4 ² _{In} 4D ² 8B ⁴ 16A ¹² I/O IOR, PD XOD19 X ₀ L4 ¹ _{In} 4D ³ 8B ⁵ 16A ¹³ I/O IOR, PD XOD20 4C ² 8B ⁶ 16A ¹⁴ 32A ³⁰ I/O IOR, PD XOD21 4C ³ 8B ⁷ 16A ¹⁵ 32A ³¹ I/O IOR, PD XOD22 1G ⁰ I/O IOR, PD IOR, PD XOD23 1H ⁰ I/O IOR, PD XOD24 X ₀ L7 ⁰ _{In} 1I ⁰ I/O IOR, PD XOD25 X ₀ L7 ⁰ _{out} 1J ⁰ I/O IOR, PD XOD26 X ₀ L7 ³ _{out} 4E ⁰ 8C ⁰ 16B ⁰ I/O IOR, PD XOD27 X ₀ L7 ⁴ _{out} 4E ¹ 8C ¹ 16B ¹ I/O IOR, PD XOD28 4F ⁰ 8C ² 16B ² I/O IOR, PD XOD30 4F ² 8C ⁴ 16B ⁴ I/O IOR, PD XOD31 4F ³ 8	X0D16	X ₀ L4 ⁴ _{in}		4D ⁰	8B ²	16A ¹⁰		I/O	IOR, PD
X0D19 X ₀ L4 ¹ _{In} 4D ³ 8B ⁵ 16A ¹³ I/O IOR, PD X0D20 4C ² 8B ⁶ 16A ¹⁴ 32A ³⁰ I/O IOR, PD X0D21 4C ³ 8B ⁷ 16A ¹⁵ 32A ³¹ I/O IOR, PD X0D22 1C ⁰ I/O IOR, PD I/O IOR, PD X0D23 1H ⁰ I/O IOR, PD I/O IOR, PD X0D24 X ₀ L7 ⁰ _{in} 1I ⁰ I/O IOR, PD X0D25 X ₀ L7 ⁰ _{out} 1J ⁰ I/O IOR, PD X0D26 X ₀ L7 ⁰ _{out} 1J ⁰ I/O IOR, PD X0D27 X ₀ L7 ⁰ _{out} 4E ¹ 8C ¹ 16B ¹ I/O IOR, PD X0D28 4F ⁰ 8C ² 16B ² I/O IOR, PD X0D29 4F ¹ 8C ³ 16B ³ I/O IOR, PD X0D31 4F ³ 8C ⁵ 16B ⁵ I/O IOR, PD X0D32 4E ² 8C ⁶	X0D17	X ₀ L4 ³ _{in}		4D ¹	8B ³	16A ¹¹		I/O	IOR, PD
XOD20 4C2 8B6 16A ¹⁴ 32A ³⁰ I/O IOR, PD XOD21 4C3 8B7 16A ¹⁵ 32A ³¹ I/O IOR, PD XOD22 1G0 I/O IOR, PD I/O IOR, PD XOD23 1H0 I/O IOR, PD I/O IOR, PD XOD24 X ₀ L70 1I0 I/O IOR, PD XOD25 X ₀ L70ut 1J0 I/O IOR, PD XOD26 X ₀ L73ut 4E0 8C0 16B0 I/O IOR, PD XOD27 X ₀ L73ut 4E1 8C1 16B1 I/O IOR, PD XOD28 4F0 8C2 16B2 I/O IOR, PD XOD29 4F1 8C3 16B3 I/O IOR, PD XOD30 4F2 8C4 16B4 I/O IOR, PD XOD31 4F3 8C5 16B5 I/O IOR, PD XOD32 4E2 8C6 16B6 I/O IOR, PD </td <td>X0D18</td> <td>X₀L4²_{in}</td> <td></td> <td>4D²</td> <td>8B⁴</td> <td>16A¹²</td> <td></td> <td>I/O</td> <td>IOR, PD</td>	X0D18	X ₀ L4 ² _{in}		4D ²	8B ⁴	16A ¹²		I/O	IOR, PD
XOD21 4C3 8B7 16A15 32A31 I/O IOR, PD XOD22 1C0 I/O IOR, PD IOR, PD XOD23 1H0 I/O IOR, PD XOD24 X0L7010 1I0 I/O IOR, PD XOD25 X0L7001 1J0 I/O IOR, PD XOD26 X0L7301 4E0 8C0 16B0 I/O IOR, PD XOD27 X0L7401 4E1 8C1 16B1 I/O IOR, PD XOD28 4F0 8C2 16B2 I/O IOR, PD XOD29 4F1 8C3 16B3 I/O IOR, PD XOD30 4F2 8C4 16B4 I/O IOR, PD XOD31 4F3 8C5 16B5 I/O IOR, PD XOD32 4E2 8C6 16B6 I/O IOR, PD XOD33 4E3 8C7 16B7 I/O IOR, PD XOD34 X0L701 1K0 IO	X0D19	X ₀ L4 ¹ _{in}		4D ³	8B ⁵	16A ¹³		I/O	IOR, PD
XOD22 1G° I/O IOR, PD XOD23 1H° I/O IOR, PD XOD24 X ₀ L7° _{in} 1I° I/O IOR, PD XOD25 X ₀ L7° _{out} 1J° I/O IOR, PD XOD26 X ₀ L7° _{out} 1J° I/O IOR, PD XOD27 X ₀ L7° _{out} 4E° 8C° 16B° I/O IOR, PD XOD28 4F° 8C² 16B² I/O IOR, PD XOD29 4F¹ 8C³ 16B³ I/O IOR, PD XOD30 4F² 8C⁴ 16B⁴ I/O IOR, PD XOD31 4F³ 8C⁵ 16B⁵ I/O IOR, PD XOD32 4E² 8C⁴ 16B⁵ I/O IOR, PD XOD33 4E³ 8C² 16B² I/O IOR, PD XOD34 X ₀ L7° _{out} 1K° 1K° I/O IOR, PD XOD35 X ₀ L7° _{out} 1L° IVO IOR, PD XOD36 1M° 8D° 16B° I/O	X0D20			4C ²	8B ⁶	16A ¹⁴	32A ³⁰	I/O	IOR, PD
X0D23 1H ⁰ I/O IOR, PD X0D24 X ₀ L7 ⁰ _{in} 1I ⁰ I/O IOR, PD X0D25 X ₀ L7 ⁰ _{out} 1J ⁰ I/O IOR, PD X0D26 X ₀ L7 ⁴ _{out} 4E ⁰ 8C ⁰ 16B ⁰ I/O IOR, PD X0D27 X ₀ L7 ⁴ _{out} 4E ¹ 8C ¹ 16B ¹ I/O IOR, PD X0D28 4F ⁰ 8C ² 16B ² I/O IOR, PD X0D29 4F ¹ 8C ³ 16B ³ I/O IOR, PD X0D30 4F ² 8C ⁴ 16B ⁴ I/O IOR, PD X0D31 4F ³ 8C ⁵ 16B ⁵ I/O IOR, PD X0D32 4E ² 8C ⁶ 16B ⁶ I/O IOR, PD X0D33 4E ³ 8C ⁷ 16B ⁷ I/O IOR, PD X0D34 X ₀ L7 ² _{out} 1K ⁰ I/O IOR, PD X0D35 X ₀ L7 ² _{out} 1L ⁰ I/O IOR, PD X0D36	X0D21			4C ³	8B ⁷	16A ¹⁵	32A ³¹	I/O	IOR, PD
X0D24 X ₀ L7 ₀ ¹ _{in} 110 I/O IOR, PD X0D25 X ₀ L7 _{0ut} ⁰ _{out} 1J ⁰ I/O IOR, PD X0D26 X ₀ L7 _{0ut} ³ _{out} 4E ⁰ 8C ⁰ 16B ⁰ I/O IOR, PD X0D27 X ₀ L7 _{out} ⁴ _{out} 4E ¹ 8C ¹ 16B ¹ I/O IOR, PD X0D28 4F ⁰ 8C ² 16B ² I/O IOR, PD X0D29 4F ¹ 8C ³ 16B ³ I/O IOR, PD X0D30 4F ² 8C ⁴ 16B ⁴ I/O IOR, PD X0D31 4F ³ 8C ⁵ 16B ⁵ I/O IOR, PD X0D32 4E ² 8C ⁶ 16B ⁶ I/O IOR, PD X0D33 4E ³ 8C ⁷ 16B ⁷ I/O IOR, PD X0D34 X ₀ L7 _{out} ² _{out} 1K ⁰ I/O IOR, PD X0D35 X ₀ L7 _{out} ² _{out} 1L ⁰ I/O IOR, PD X0D36 1M ⁰ 8D ⁰ 16B ⁸ I/O </td <td>X0D22</td> <td></td> <td>1G⁰</td> <td></td> <td></td> <td></td> <td></td> <td>I/O</td> <td>IOR, PD</td>	X0D22		1G ⁰					I/O	IOR, PD
XOD25 X ₀ L7 _{out} ⁰ IJ ⁰ I/O IOR, PD XOD26 X ₀ L7 _{out} ³ 4E ⁰ 8C ⁰ 16B ⁰ I/O IOR, PD XOD27 X ₀ L7 _{out} ⁴ 4E ¹ 8C ¹ 16B ¹ I/O IOR, PD XOD28 4F ⁰ 8C ² 16B ² I/O IOR, PD XOD29 4F ¹ 8C ³ 16B ³ I/O IOR, PD XOD30 4F ² 8C ⁴ 16B ⁴ I/O IOR, PD XOD31 4F ³ 8C ⁵ 16B ⁵ I/O IOR, PD XOD32 4E ² 8C ⁶ 16B ⁶ I/O IOR, PD XOD33 4E ³ 8C ⁷ 16B ⁷ I/O IOR, PD XOD34 X ₀ L7 _{out} ² 1L ⁰ I/O IOR, PD XOD35 X ₀ L7 _{out} ² 1L ⁰ I/O IOR, PD XOD36 1M ⁰ 8D ⁰ 16B ⁸ I/O IOL, PD XOD37 X ₀ L0 _{in} ⁴ 1N ⁰ 8D ¹ 16B ⁹ </td <td>X0D23</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>I/O</td> <td>IOR, PD</td>	X0D23							I/O	IOR, PD
X0D26 X ₀ L7 ³ _{out} 4E ⁰ 8C ⁰ 16B ⁰ I/O IOR, PD X0D27 X ₀ L7 ³ _{out} 4E ¹ 8C ¹ 16B ¹ I/O IOR, PD X0D28 4F ⁰ 8C ² 16B ² I/O IOR, PD X0D29 4F ¹ 8C ³ 16B ³ I/O IOR, PD X0D30 4F ² 8C ⁴ 16B ⁴ I/O IOR, PD X0D31 4F ³ 8C ⁵ 16B ⁵ I/O IOR, PD X0D32 4E ² 8C ⁶ 16B ⁶ I/O IOR, PD X0D33 4E ³ 8C ⁷ 16B ⁷ I/O IOR, PD X0D34 X ₀ L7 ² _{out} 1K ⁰ I/O IOR, PD X0D35 X ₀ L7 ² _{out} 1L ⁰ I/O IOR, PD X0D36 1M ⁰ 8D ⁰ 16B ⁸ I/O IOL, PD X0D37 X ₀ L0 ¹ _{in} 1N ⁰ 8D ¹ 16B ⁹ I/O IOL, PD X0D38 X ₀ L0 ¹ _{in} 10 ⁰ <td>X0D24</td> <td>X₀L7⁰_{in}</td> <td>11⁰</td> <td></td> <td></td> <td></td> <td></td> <td>I/O</td> <td>IOR, PD</td>	X0D24	X ₀ L7 ⁰ _{in}	11 ⁰					I/O	IOR, PD
X0D27 X ₀ L7 ⁴ _{out} 4E ¹ 8C ¹ 16B ¹ I/O IOR, PD X0D28 4F ⁰ 8C ² 16B ² I/O IOR, PD X0D29 4F ¹ 8C ³ 16B ³ I/O IOR, PD X0D30 4F ² 8C ⁴ 16B ⁴ I/O IOR, PD X0D31 4F ³ 8C ⁵ 16B ⁵ I/O IOR, PD X0D32 4E ² 8C ⁶ 16B ⁶ I/O IOR, PD X0D33 4E ³ 8C ⁷ 16B ⁷ I/O IOR, PD X0D34 X ₀ L7 ¹ _{out} 1K ⁰ I/O IOR, PD X0D35 X ₀ L7 ² _{out} 1L ⁰ I/O IOR, PD X0D36 1M ⁰ 8D ⁰ 16B ⁸ I/O IOL, PD X0D37 X ₀ L0 ¹ _{in} 1N ⁰ 8D ¹ 16B ⁹ I/O IOL, PD X0D38 X ₀ L0 ¹ _{in} 10 ⁰ 8D ² 16B ¹⁰ I/O IOL, PD	X0D25	X ₀ L7 ⁰ _{out}	1J ⁰					I/O	IOR, PD
XOD28 4F ⁰ 8C ² 16B ² I/O IOR, PD XOD29 4F ¹ 8C ³ 16B ³ I/O IOR, PD XOD30 4F ² 8C ⁴ 16B ⁴ I/O IOR, PD XOD31 4F ³ 8C ⁵ 16B ⁵ I/O IOR, PD XOD32 4E ² 8C ⁶ 16B ⁶ I/O IOR, PD XOD33 4E ³ 8C ⁷ 16B ⁷ I/O IOR, PD XOD34 X ₀ L7 ⁰ _{out} 1K ⁰ I/O IOR, PD XOD35 X ₀ L7 ² _{out} 1L ⁰ I/O IOR, PD XOD36 1M ⁰ 8D ⁰ 16B ⁸ I/O IOL, PD XOD37 X ₀ L0 ⁴ _{in} 1N ⁰ 8D ¹ 16B ⁹ I/O IOL, PD XOD38 X ₀ L0 ³ _{in} 10 ⁰ 8D ² 16B ¹⁰ I/O IOL, PD	X0D26	X ₀ L7 ³ _{out}		4E ⁰	8C ⁰	16B ⁰		I/O	IOR, PD
XOD29 4F¹ 8C³ 16B³ I/O IOR, PD XOD30 4F² 8C⁴ 16B⁴ I/O IOR, PD XOD31 4F³ 8C⁴ 16B⁵ I/O IOR, PD XOD32 4E² 8C⁶ 16B⁶ I/O IOR, PD XOD33 4E³ 8C⁶ 16B⁶ I/O IOR, PD XOD34 X ₀ L7₀ut 1K⁰ I/O IOR, PD XOD35 X ₀ L7₀ut 1L⁰ I/O IOR, PD XOD36 1M⁰ 8D⁰ 16B⁰ I/O IOL, PD XOD37 X ₀ L0₀n 1N⁰ 8D¹ 16B⁰ I/O IOL, PD XOD38 X ₀ L0₀n 10⁰ 8D² 16B¹⁰ I/O IOL, PD	X0D27	X ₀ L7 ⁴ _{out}		4E ¹	8C ¹	16B ¹		I/O	IOR, PD
XOD30 4F2 8C4 16B4 I/O IOR, PD XOD31 4F3 8C5 16B5 I/O IOR, PD XOD32 4E2 8C6 16B6 I/O IOR, PD XOD33 4E3 8C7 16B7 I/O IOR, PD XOD34 X ₀ L7 ¹ _{out} 1K ⁰ I/O IOR, PD XOD35 X ₀ L7 ² _{out} 1L ⁰ I/O IOR, PD XOD36 1M ⁰ 8D ⁰ 16B ⁸ I/O IOL, PD XOD37 X ₀ L0 ¹ _{in} 1N ⁰ 8D ¹ 16B ⁹ I/O IOL, PD XOD38 X ₀ L0 ¹ _{in} 10 ⁰ 8D ² 16B ¹⁰ I/O IOL, PD	X0D28			4F ⁰	8C ²	16B ²		I/O	IOR, PD
X0D31 4F3 8C5 16B5 I/O IOR, PD X0D32 4E2 8C6 16B6 I/O IOR, PD X0D33 4E3 8C7 16B7 I/O IOR, PD X0D34 X ₀ L7 ¹ _{out} 1K ⁰ I/O IOR, PD X0D35 X ₀ L7 ² _{out} 1L ⁰ I/O IOR, PD X0D36 1M ⁰ 8D ⁰ 16B ⁸ I/O IOL, PD X0D37 X ₀ L0 ⁴ _{in} 1N ⁰ 8D ¹ 16B ⁹ I/O IOL, PD X0D38 X ₀ L0 ³ _{in} 10 ⁰ 8D ² 16B ¹⁰ I/O IOL, PD	X0D29			4F ¹	8C ³	16B ³		I/O	IOR, PD
X0D32 4E² 8C6 16B6 I/O IOR, PD X0D33 4E³ 8C² 16B² I/O IOR, PD X0D34 X ₀ L7 ¹ _{out} 1K⁰ I/O IOR, PD X0D35 X ₀ L7 ² _{out} 1L⁰ I/O IOR, PD X0D36 1M⁰ 8D⁰ 16B ⁸ I/O IOL, PD X0D37 X ₀ L0 ⁴ _{in} 1N⁰ 8D¹ 16B⁰ I/O IOL, PD X0D38 X ₀ L0 ³ _{in} 10⁰ 8D² 16B¹⁰ I/O IOL, PD	X0D30			4F ²	8C ⁴	16B ⁴		I/O	IOR, PD
XOD33 4E³ 8C² 16B² I/O IOR, PD XOD34 X ₀ L7¹ _{out} 1K⁰ I/O IOR, PD XOD35 X ₀ L7² _{out} 1L⁰ I/O IOR, PD XOD36 1M⁰ 8D⁰ 1688 I/O IOL, PD XOD37 X ₀ L0⁴ _{in} 1N⁰ 8D¹ 16B⁰ I/O IOL, PD XOD38 X ₀ L0³ _{in} 1O⁰ 8D² 16B¹⁰ I/O IOL, PD	X0D31			4F ³	8C ⁵	16B ⁵		I/O	IOR, PD
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	X0D32			4E ²	8C ⁶	16B ⁶		I/O	IOR, PD
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	X0D33			4E ³	8C ⁷	16B ⁷		I/O	IOR, PD
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	X0D34	X ₀ L7 ¹ _{out}	1K ⁰					I/O	IOR, PD
XOD36 1M ⁰ 8D ⁰ 16B ⁸ I/O IOL, PD XOD37 X ₀ L0 ⁴ _{in} 1N ⁰ 8D ¹ 16B ⁹ I/O IOL, PD XOD38 X ₀ L0 ³ _{in} 1O ⁰ 8D ² 16B ¹⁰ I/O IOL, PD	X0D35		1L ⁰					I/O	IOR, PD
X0D38 $X_0L0_{in}^3$ 10^0 $8D^2$ $16B^{10}$ I/O IOL, PD	X0D36		1M ⁰		8D ⁰	16B ⁸		I/O	IOL, PD
X0D38 $X_0L0_{in}^3$ 10^0 $8D^2$ $16B^{10}$ I/O IOL, PD	X0D37	X ₀ L0 ⁴ _{in}	1N ⁰		8D1	16B ⁹		I/O	IOL, PD
X0D39 $X_0L0_{in}^2$ $1P^0$ $8D^3$ $16B^{11}$ I/O IOL, PD	X0D38		10 ⁰		8D ²	16B ¹⁰		I/O	IOL, PD
	X0D39	X ₀ L0 ² _{in}	1P ⁰		8D ³	16B ¹¹		I/O	IOL, PD
$x_0 L O_{in}^{1}$ $x_0 L O_{in}^{1}$ $8D^4 16B^{12}$ I/O IOL, PD	X0D40	X ₀ L0 ¹ _{in}			8D ⁴	16B ¹²		I/O	IOL, PD

(continued)



Signal	Function						Type	Properties
X0D41	X ₀ L0 ⁰ _{in}			8D ⁵	16B ¹³		1/0	IOL, PD
X0D42	X ₀ L0 _{out}			8D ⁶	16B ¹⁴		1/0	IOL, PD
X0D43	X ₀ L0 ¹ _{out}			8D ⁷	16B ¹⁵		1/0	IOL, PD
X1D00	X ₀ L7 ² _{in}	1A ⁰					1/0	IOR, PD
X1D01	X ₀ L7 ¹ _{in}	1B ⁰					I/O	IOR, PD
X1D02	X ₀ L4 ⁰ _{in}		4A ⁰	8A ⁰	16A ⁰	32A ²⁰	1/0	IOR, PD
X1D03	X ₀ L4 ⁰ _{out}		4A ¹	8A ¹	16A ¹	32A ²¹	1/0	IOR, PD
X1D04	X ₀ L4 ¹ _{out}		4B ⁰	8A ²	16A ²	32A ²²	1/0	IOR, PD
X1D05	X ₀ L4 ² _{out}		4B ¹	8A ³	16A ³	32A ²³	I/O	IOR, PD
X1D06	X ₀ L4 ³ _{out}		4B ²	8A ⁴	16A ⁴	32A ²⁴	I/O	IOR, PD
X1D07	X ₀ L4 ⁴ _{out}		4B ³	8A ⁵	16A ⁵	32A ²⁵	I/O	IOR, PD
X1D08	X ₀ L7 ⁴ _{in}		4A ²	8A ⁶	16A ⁶	32A ²⁶	I/O	IOR, PD
X1D09	X ₀ L7 ³ _{in}		4A ³	8A ⁷	16A ⁷	32A ²⁷	I/O	IOR, PD
X1D10		1C ⁰					I/O	IOT, PD
XIDII		1D ⁰					I/O	IOT, PD
X1D12		1E ⁰					I/O	IOL, PD
X1D13		1F ⁰					I/O	IOL, PD
X1D14			4C ⁰	8B ⁰	16A ⁸	32A ²⁸	I/O	IOR, PD
X1D15			4C ¹	8B ¹	16A ⁹	32A ²⁹	I/O	IOR, PD
X1D16	X ₀ L3 ¹ _{in}		4D ⁰	8B ²	16A ¹⁰		I/O	IOL, PD
X1D17	X ₀ L3 ⁰ _{in}		4D ¹	8B ³	16A ¹¹		I/O	IOL, PD
X1D18	X ₀ L3 ⁰ _{out}		4D ²	8B ⁴	16A ¹²		I/O	IOL, PD
X1D19	X ₀ L3 ¹ _{out}		4D ³	8B ⁵	16A ¹³		I/O	IOL, PD
X1D20			4C ²	8B ⁶	16A ¹⁴	32A ³⁰	I/O	IOR, PD
X1D21			4C ³	8B ⁷	16A ¹⁵	32A ³¹	I/O	IOR, PD
X1D22	X ₀ L3 ⁴ _{out}	1G ⁰					I/O	IOL, PD
X1D23		1H ⁰					I/O	IOL, PD
X1D24		110					I/O	IOR, PD
X1D25		1J ⁰					I/O	IOR, PD
X1D26			4E ⁰	8C ⁰	16B ⁰		I/O	IOT, PD
X1D27			4E ¹	8C1	16B ¹		I/O	IOT, PD
X1D28			4F ⁰	8C ²	16B ²		I/O	IOT, PD
X1D29			4F ¹	8C ³	16B ³		I/O	IOT, PD
X1D30			4F ²	8C ⁴	16B ⁴		I/O	IOT, PD
X1D31			4F ³	8C ⁵	16B ⁵		I/O	IOT, PD
X1D32			4E ²	8C ⁶	16B ⁶		I/O	IOT, PD
X1D33			4E ³	8C ⁷	16B ⁷		I/O	IOT, PD
X1D34	X ₀ L0 ² _{out}	1K ⁰					I/O	IOL, PD
X1D35	X ₀ L0 ³ _{out}	1L ⁰					I/O	IOL, PD
X1D36	X ₀ L0 ⁴ _{out}	1M ⁰		8D ⁰	16B ⁸		I/O	IOL, PD
X1D37	X ₀ L3 ⁴ _{in}	1N ⁰		8D ¹	16B ⁹		I/O	IOL, PD
X1D38	X ₀ L3 ³ _{in}	10 ⁰		8D ²	16B ¹⁰		I/O	IOL, PD
X1D39	X ₀ L3 ² _{in}	1P ⁰		8D ³	16B ¹¹		I/O	IOL, PD


(continued)



Signal	Function	Type	Properties
X1D40	8D ⁴ 16B ¹²	I/O	IOT, PD
X1D41	8D ⁵ 16B ¹³	I/O	IOT, PD
X1D42	8D ⁶ 16B ¹⁴	I/O	IOT, PD
X1D43	8D ⁷ 16B ¹⁵	I/O	IOT, PD

System pins (1)						
Signal	Function	Type	Properties			
CLK	PLL reference clock	Input	IOL, PD, ST			

5 Example Application Diagram



▶ see Section 11 for details on the power supplies and PCB design

6 Product Overview

The XL216-512-TQ128 is a powerful device that consists of two xCORE Tiles, each comprising a flexible logical processing cores with tightly integrated I/O and on-chip memory.

6.1 Logical cores

Each tile has 8 active logical cores, which issue instructions down a shared five-stage pipeline. Instructions from the active cores are issued round-robin. If up to five logical cores are active, each core is allocated a fifth of the processing cycles. If more than five logical cores are active, each core is allocated at least 1/n cycles (for n cores). Figure 3 shows the guaranteed core performance depending on the number of cores used.

Figure 3: Logical core performance

Speed	MIPS	Frequency		Minimum MIPS per core (for <i>n</i> cores)						
grade			1	2	3	4	5	6	7	8
10	1000 MIPS	500 MHz	100	100	100	100	100	83	71	63

There is no way that the performance of a logical core can be reduced below these predicted levels (unless *priority threads* are used: in this case the guaranteed minimum performance is computed based on the number of priority threads as defined in the architecture manual). Because cores may be delayed on I/O, however, their unused processing cycles can be taken by other cores. This means that for more than five logical cores, the performance of each core is often higher than the predicted minimum but cannot be guaranteed.

The logical cores are triggered by events instead of interrupts and run to completion. A logical core can be paused to wait for an event.

6.2 xTIME scheduler

The xTIME scheduler handles the events generated by xCORE Tile resources, such as channel ends, timers and I/O pins. It ensures that all events are serviced and synchronized, without the need for an RTOS. Events that occur at the I/O pins are handled by the Hardware-Response ports and fed directly to the appropriate xCORE Tile. An xCORE Tile can also choose to wait for a specified time to elapse, or for data to become available on a channel.

Tasks do not need to be prioritised as each of them runs on their own logical xCORE. It is possible to share a set of low priority tasks on a single core using cooperative multitasking.

6.3 Hardware Response Ports

Hardware Response ports connect an xCORE tile to one or more physical pins and as such define the interface between hardware attached to the XL216-512-TQ128, and the software running on it. A combination of 1 bit, 4 bit, 8 bit, 16 bit and 32 bit

ports are available. All pins of a port provide either output or input. Signals in different directions cannot be mapped onto the same port.




Figure 4: Port block diagram

The port logic can drive its pins high or low, or it can sample the value on its pins, optionally waiting for a particular condition. Ports are accessed using dedicated instructions that are executed in a single processor cycle. xCORE-200 IO pins can be used as *open collector* outputs, where signals are driven low if a zero is output, but left high impedance if a one is output. This option is set on a per-port basis.

Data is transferred between the pins and core using a FIFO that comprises a SERDES and transfer register, providing options for serialization and buffered data.

Each port has a 16-bit counter that can be used to control the time at which data is transferred between the port value and transfer register. The counter values can be obtained at any time to find out when data was obtained, or used to delay I/O until some time in the future. The port counter value is automatically saved as a timestamp, that can be used to provide precise control of response times.

The ports and xCONNECT links are multiplexed onto the physical pins. If an xConnect Link is enabled, the pins of the underlying ports are disabled. If a port is enabled, it overrules ports with higher widths that share the same pins. The pins on the wider port that are not shared remain available for use when the narrower port is enabled. Ports always operate at their specified width, even if they share pins with another port.

6.4 Clock blocks

xCORE devices include a set of programmable clocks called clock blocks that can be used to govern the rate at which ports execute. Each xCORE tile has six clock blocks: the first clock block provides the tile reference clock and runs at a default frequency of 100MHz; the remaining clock blocks can be set to run at different frequencies.




Figure 5: Clock block diagram

A clock block can use a 1-bit port as its clock source allowing external application clocks to be used to drive the input and output interfaces. xCORE-200 clock blocks optionally divide the clock input from a 1-bit port.

In many cases I/O signals are accompanied by strobing signals. The xCORE ports can input and interpret strobe (known as readyln and readyOut) signals generated by external sources, and ports can generate strobe signals to accompany output data.

On reset, each port is connected to clock block 0, which runs from the xCORE Tile reference clock.

6.5 Channels and Channel Ends

Logical cores communicate using point-to-point connections, formed between two channel ends. A channel-end is a resource on an xCORE tile, that is allocated by the program. Each channel-end has a unique system-wide identifier that comprises a unique number and their tile identifier. Data is transmitted to a channel-end by an output-instruction; and the other side executes an input-instruction. Data can be passed synchronously or asynchronously between the channel ends.

6.6 xCONNECT Switch and Links

XMOS devices provide a scalable architecture, where multiple xCORE devices can be connected together to form one system. Each xCORE device has an xCONNECT interconnect that provides a communication infrastructure for all tasks that run on the various xCORE tiles on the system.

The interconnect relies on a collection of switches and XMOS links. Each \times CORE device has an on-chip switch that can set up circuits or route data. The switches are connected by \times Connect Links. An XMOS link provides a physical connection between two switches. The switch has a routing algorithm that supports many different topologies, including lines, meshes, trees, and hypercubes.

The links operate in either 2 wires per direction or 5 wires per direction mode, depending on the amount of bandwidth required. Circuit switched, streaming




Figure 6: Switch, links and channel ends

and packet switched data can both be supported efficiently. Streams provide the fastest possible data rates between xCORE Tiles (up to 250 MBit/s), but each stream requires a single link to be reserved between switches on two tiles. All packet communications can be multiplexed onto a single link.

Information on the supported routing topologies that can be used to connect multiple devices together can be found in the XS1-L Link Performance and Design Guide, X2999.

7 PLL

The PLL creates a high-speed clock that is used for the switch, tile, and reference clock. The initial PLL multiplication value is shown in Figure 7:

Figure 7: The initial PLL multiplier values

Oscillator	Tile Boot	PLL Ratio	PLL :	settin	gs
Frequency	Frequency		OD	F	R
9-25 MHz	144-400 MHz	16	1	63	0

Figure 7 also lists the values of OD, F and R, which are the registers that define the ratio of the tile frequency to the oscillator frequency:

$$F_{core} = F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \times \frac{1}{OD+1}$$

OD, F and R must be chosen so that $0 \le R \le 63$, $0 \le F \le 4095$, $0 \le OD \le 7$, and $260MHz \le F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \le 1.3GHz$. The OD, F, and R values can be modified by writing to the digital node PLL configuration register.

If a different tile frequency is required (eg, 500 MHz), then the PLL must be reprogrammed after boot to provide the required tile frequency. The XMOS tools perform this operation by default. Further details on configuring the clock can be found in the xCORE-200 Clock Frequency Control document.

8 Boot Procedure

The device is kept in reset by driving RST_N low. When in reset, all GPIO pins have a pull-down enabled. When the device is taken out of reset by releasing RST_N the processor starts its internal reset process. After 15-150 μ s (depending on the input clock) the processor boots.

The xCORE Tile boot procedure is illustrated in Figure 8. If bit 5 of the security register (see §9.1) is set, the device boots from OTP. To get a high value, a 3K3 pull-up resistor should be strapped onto the pin. To assure a low value, a pull-down resistor is required if other external devices are connected to this port.




Figure 8: Boot procedure

XODO6	X0D05	X0D04	Tile 0 boot	Tile I boot	Enabled links
0	0	0	QSPI master	Channel end 0	None
0	0	1	SPI master	Channel end 0	None
0	1	0	SPI slave	Channel end 0	None
0	1	1	SPI slave	SPI slave	None
1	0	0	Channel end 0	Channel end 0	XL0 (2w)

Figure 9: Boot source pins

The boot image has the following format:

- ▶ A 32-bit program size *s* in words.
- ▶ Program consisting of $s \times 4$ bytes.
- A 32-bit CRC, or the value 0x0D15AB1E to indicate that no CRC check should be performed.

The program size and CRC are stored least significant byte first. The program is loaded into the lowest memory address of RAM, and the program is started from that address. The CRC is calculated over the byte stream represented by the program size and the program itself. The polynomial used is 0xEDB88320 (IEEE 802.3); the CRC register is initialized with 0xFFFFFFFF and the residue is inverted to produce the CRC.

8.1 Boot from QSPI master

If set to boot from QSPI master, the processor enables the six pins specified in Figure 10, and drives the SPI clock at 50 MHz (assuming a 400 MHz core clock). A READ command is issued with a 24-bit address 0×0000000 . The clock polarity and phase are 0 / 0.

Figure 10: QSPI pins

Pin	Signal	Description
X0D01	SS	Slave Select
X0D04X0D07	SPIO	Data
X0D10	SCLK	Clock

The xCORE Tile expects each byte to be transferred with the *least-significant nibble first*. Programmers who write bytes into an QSPI interface using the most significant nibble first may have to reverse the nibbles in each byte of the image stored in the QSPI device.

The pins used for QSPI boot are hardcoded in the boot ROM and cannot be changed. If required, an QSPI boot program can be burned into OTP that uses different pins.

8.2 Boot from SPI master

If set to boot from SPI master, the processor enables the four pins specified in Figure 11, and drives the SPI clock at 2.5 MHz (assuming a 400 MHz core clock). A READ command is issued with a 24-bit address 0x000000. The clock polarity and phase are 0 / 0.

Figure 11: SPI master pins

Pin	Signal	Description
X0D00	MISO	Master In Slave Out (Data)
X0D01	SS	Slave Select
X0D10	SCLK	Clock
X0D11	MOSI	Master Out Slave In (Data)

The xCORE Tile expects each byte to be transferred with the *least-significant bit first*. Programmers who write bytes into an SPI interface using the most significant bit first may have to reverse the bits in each byte of the image stored in the SPI device.

If a large boot image is to be read in, it is faster to first load a small boot-loader that reads the large image using a faster SPI clock, for example 50 MHz or as fast as the flash device supports.

The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. If required, an SPI boot program can be burned into OTP that uses different pins.

8.3 Boot from SPI slave

If set to boot from SPI slave, the processor enables the three pins specified in Figure 12 and expects a boot image to be clocked in. The supported clock polarity and phase are 0/0 and 1/1.

Figure 12: SPI slave pins

Pin	Signal	Description
X0D00	SS	Slave Select
X0D10	SCLK	Clock
X0D11	MOSI	Master Out Slave In (Data)

The xCORE Tile expects each byte to be transferred with the *least-significant bit first*. The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. If required, an SPI boot program can be burned into OTP that uses different pins.

8.4 Boot from xConnect Link

If set to boot from an xConnect Link, the processor enables its link(s) around 2 us after the boot process starts. Enabling the Link switches off the pull-down resistors on the link, drives all the TX wires low (the initial state for the Link), and monitors the RX pins for boot-traffic; they must be low at this stage. If the internal pull-down is too weak to drain any residual charge, external pull-downs of 10K may be required on those pins.

The boot-rom on the core will then:

- 1. Allocate channel-end 0.
- 2. Input a word on channel-end 0. It will use this word as a channel to acknowledge the boot. Provide the null-channel-end 0x0000FF02 if no acknowledgment is required.
- 3. Input the boot image specified above, including the CRC.
- 4. Input an END control token.
- 5. Output an END control token to the channel-end received in step 2.
- 6. Free channel-end 0.
- 7. Jump to the loaded code.

8.5 Boot from OTP

If an xCORE tile is set to use secure boot (see Figure 8), the boot image is read from address 0 of the OTP memory in the tile's security module.

This feature can be used to implement a secure bootloader which loads an encrypted image from external flash, decrypts and CRC checks it with the processor, and discontinues the boot process if the decryption or CRC check fails. XMOS provides a default secure bootloader that can be written to the OTP along with secret decryption keys.

Each tile has its own individual OTP memory, and hence some tiles can be booted from OTP while others are booted from SPI or the channel interface. This enables systems to be partially programmed, dedicating one or more tiles to perform a particular function, leaving the other tiles user-programmable.

8.6 Security register

The security register enables security features on the xCORE tile. The features shown in Figure 13 provide a strong level of protection and are sufficient for providing strong IP security.

Feature	Bit	Description						
Disable JTAG	0	The JTAG interface is disabled, making it impossible for the tile state or memory content to be accessed via the JTAG interface.						
Disable Link access	1	Other tiles are forbidden access to the processor state via the system switch. Disabling both JTAG and Link access transforms an xCORE Tile into a "secure island" with other tiles free for non-secure user application code.						
Secure Boot	5	The xCORE Tile is forced to boot from address 0 of the OTP, allowing the xCORE Tile boot ROM to be bypassed (see §8).						
Redundant rows	7	Enables redundant rows in OTP.						
Sector Lock 0	8	Disable programming of OTP sector 0.						
Sector Lock 1	9	Disable programming of OTP sector 1.						
Sector Lock 2	10	Disable programming of OTP sector 2.						
Sector Lock 3	11	Disable programming of OTP sector 3.						
OTP Master Lock	12	Disable OTP programming completely: disables updates to all sectors and security register.						
Disable JTAG-OTP	13	Disable all (read & write) access from the JTAG interface to this OTP.						
	2115	General purpose software accessable security register available to end-users.						
	3122	General purpose user programmable JTAG UserID code extension.						

Figure 13: Security register features

9 Memory

9.1 OTP

Each xCORE Tile integrates 8 KB one-time programmable (OTP) memory along with a security register that configures system wide security features. The OTP holds data in four sectors each containing 512 rows of 32 bits which can be used to implement secure bootloaders and store encryption keys. Data for the security register is loaded from the OTP on power up. All additional data in OTP is copied from the OTP to SRAM and executed first on the processor.

The OTP memory is programmed using three special I/O ports: the OTP address port is a 16-bit port with resource ID 0x100200, the OTP data is written via a 32-bit port with resource ID 0x200100, and the OTP control is on a 16-bit port with ID 0x100300. Programming is performed through libotp and xburn.

9.2 SRAM

Each xCORE Tile integrates a single 256KBSRAM bank for both instructions and data. All internal memory is 32 bits wide, and instructions are either 16-bit or 32-bit. Byte (8-bit), half-word (16-bit) or word (32-bit) accesses are supported and are executed within one tile clock cycle. There is no dedicated external memory interface, although data memory can be expanded through appropriate use of the ports.

10 JTAG

The JTAG module can be used for loading programs, boundary scan testing, incircuit source-level debugging and programming the OTP memory.




Figure 14: JTAG chain structure

The JTAG chain structure is illustrated in Figure 14. It comprises a single 1149.1 compliant TAP that can be used for boundary scan of the I/O pins. It has a 4-bit IR and 32-bit DR. It also provides access to a chip TAP that in turn can access the xCORE Tile for loading code and debugging.

The TRST_N pin must be asserted low during and after power up for 100 ns. If JTAG is not required, the TRST_N pin can be tied to ground to hold the JTAG module in reset.

The JTAG device identification register can be read by using the IDCODE instruction. Its contents are specified in Figure 15.

Figure 15: IDCODE return value

В	Bit31 Device Identification Register														Е	it0							
	Version Part Number										Manufacturer Identity						1						
C	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0						0	0	1	1	0	0	1	1	0	0	0	1	1	0	0	1	1
	0				0 0					0 6					6 3						3	3	

The JTAG usercode register can be read by using the USERCODE instruction. Its contents are specified in Figure 16. The OTP User ID field is read from bits [22:31] of the security register on xCORE Tile 0, see §9.1 (all zero on unprogrammed devices).

Figure 16: USERCODE return value

В	Bit31 Usercode Register B														it0																	
OTP User ID Unused									Silicon Revision																							
C)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	0				0			(0 2			2	8 0					()			()									

11 Board Integration

The device has the following power supply pins:

- ▶ VDD pins for the xCORE Tile
- ▶ VDDIO pins for the I/O lines. Separate I/O supplies are provided for the left, top, and right side of the package; different I/O voltages may be supplied on those. The signal description (Section 4) specifies which I/O is powered from which power-supply
- ▶ PLL_AVDD pins for the PLL
- ▶ OTP_VCC pins for the OTP

Several pins of each type are provided to minimize the effect of inductance within the package, all of which must be connected. The power supplies must be brought up monotonically and input voltages must not exceed specification at any time.

The VDD supply must ramp from 0 V to its final value within 10 ms to ensure correct startup.

The VDDIO and OTP_VCC supply must ramp to its final value before VDD reaches 0.4 V.

The PLL_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for example, a $4.7\,\Omega$ resistor and $100\,\text{nF}$ multi-layer ceramic capacitor) is recommended on this pin.

The following ground pins are provided:

- PLL AGND for PLL AVDD
- ► GND for all other supplies

All ground pins must be connected directly to the board ground.

The VDD and VDDIO supplies should be decoupled close to the chip by several 100 nF low inductance multi-layer ceramic capacitors between the supplies and GND (for example, 100nF 0402 for each supply pin). The ground side of the decoupling capacitors should have as short a path back to the GND pins as possible. A bulk decoupling capacitor of at least 10 uF should be placed on each of these supplies.

RST_N is an active-low asynchronous-assertion global reset signal. Following a reset, the PLL re-establishes lock after which the device boots up according to the boot mode (*see* §8). RST_N and must be asserted low during and after power up for 100 ns.

11.1 Land patterns and solder stencils

The package is a 128 pin Thin Quad Flat Package (TQFP) with exposed ground paddle/heat slug on a 0.4mm pitch.

The land patterns and solder stencils will depend on the PCB manufacturing process. We recommend you design them with using the IPC specifications "Generic Requirements for Surface Mount Design and Land Pattern Standards" IPC-7351B. This standard aims to achieve desired targets of heel, toe and side fillets for solder-joints. The mechanical drawings in Section 13 specify the dimensions and tolerances.

11.2 Ground and Thermal Vias

Vias under the heat slug into the ground plane of the PCB are recommended for a low inductance ground connection and good thermal performance. Typical designs could use 16 vias in a 4×4 grid, equally spaced across the heat slug.

11.3 Moisture Sensitivity

XMOS devices are, like all semiconductor devices, susceptible to moisture absorption. When removed from the sealed packaging, the devices slowly absorb moisture from the surrounding environment. If the level of moisture present in the device is too high during reflow, damage can occur due to the increased internal vapour pressure of moisture. Example damage can include bond wire damage, die lifting, internal or external package cracks and/or delamination.

All XMOS devices are Moisture Sensitivity Level (MSL) 3 - devices have a shelf life of 168 hours between removal from the packaging and reflow, provided they are stored below 30C and 60% RH. If devices have exceeded these values or an included moisture indicator card shows excessive levels of moisture, then the parts should be baked as appropriate before use. This is based on information from *Joint*

IPC/JEDEC Standard For Moisture/Reflow Sensitivity Classification For Nonhermetic Solid State Surface-Mount Devices J-STD-020 Revision D.

12 DC and Switching Characteristics

12.1 Operating Conditions

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
VDD	Tile DC supply voltage	0.95	1.00	1.05	V	
VDDIOL	I/O supply voltage	3.135	3.30	3.465	V	
VDDIOR	I/O supply voltage	3.135	3.30	3.465	V	
VDDIOT 3v3	I/O supply voltage	3.135	3.30	3.465	V	
VDDIOT 2v5	I/O supply voltage	2.375	2.50	2.625	V	
PLL_AVDD	PLL analog supply	0.95	1.00	1.05	V	
OTP_VCC	OTP supply voltage	3.135	3.30	3.465	V	
CI	xCORE Tile I/O load capacitance			25	pF	
Та	Ambient operating temperature (Commercial)	0		70	°C	
	Ambient operating temperature (Industrial)	-40		85	°C	
Tj	Junction temperature			125	°C	
Tstg	Storage temperature	-65		150	°C	

Figure 17: Operating conditions


12.2 DC Characteristics, VDDIO=3V3


Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
V(IH)	Input high voltage	2.00		3.60	V	Α
V(IL)	Input low voltage	-0.30		0.70	V	Α
V(OH)	Output high voltage	2.20			V	B, C
V(OL)	Output low voltage			0.40	V	B, C
I(PU)	Internal pull-up current (Vin=0V)	-100			μΑ	D
I(PD)	Internal pull-down current (Vin=3.3V)			100	μА	D
I(LC)	Input leakage current	-10		10	μA	

Figure 18: DC characteristics

- A All pins except power supply pins.
- B Pins X1D40, X1D41, X1D42, X1D43, X1D26, and X1D27 are nominal 8 mA drivers, the remainder of the general-purpose I/Os are 4 mA.
- C Measured with 4 mA drivers sourcing 4 mA, 8 mA drivers sourcing 8 mA.
- D Used to guarantee logic state for an I/O when high impedance. The internal pull-ups/pull-downs should not be used to pull external circuitry. In order to pull the pin to the opposite state, a 4K7 resistor is recommended to overome the internal pull current.

Figure 19: Typical internal pull-down and pull-up currents





12.3 ESD Stress Voltage

Figure 20: ESD stress voltage

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
HBM	Human body model	-2.00		2.00	KV	
CDM	Charged Device Model	-500		500	٧	

12.4 Reset Timing

Figure 21: Reset timing

Symbol	Parameters	MIN	TYP	MAX	UNITS	Notes
T(RST)	Reset pulse width	5			μs	
T(INIT)	Initialization time			150	μs	Α

A Shows the time taken to start booting after RST_N has gone high.

12.5 Power Consumption

Figure 22: xCORE Tile currents

Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
I(DDCQ)	Quiescent VDD current		45		mA	A, B, C
PD	Tile power dissipation		325		μW/MIPS	A, D, E, F
IDD	Active VDD current		570	700	mA	A, G
I(ADDPLL)	PLL_AVDD current		5	7	mA	Н

- A Use for budgetary purposes only.
- B Assumes typical tile and I/O voltages with no switching activity.
- C Includes PLL current.
- D Assumes typical tile and I/O voltages with nominal switching activity.
- E Assumes 1 MHz = 1 MIPS.
- F PD(TYP) value is the usage power consumption under typical operating conditions.
- G Measurement conditions: VDD = $1.0\,\text{V}$, VDDIO = $3.3\,\text{V}$, $25\,^{\circ}\text{C}$, $500\,\text{MHz}$, average device resource usage.
- H PLL_AVDD = 1.0 V



The tile power consumption of the device is highly application dependent and should be used for budgetary purposes only.