



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



XMC4100 / XMC4200

Microcontroller Series
for Industrial Applications

XMC4000 Family

ARM[®] Cortex[®]-M4
32-bit processor core

Data Sheet

V1.3 2015-10

Microcontrollers

Edition 2015-10

**Published by
Infineon Technologies AG
81726 Munich, Germany**

**© 2015 Infineon Technologies AG
All Rights Reserved.**

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

XMC4100 / XMC4200

Microcontroller Series
for Industrial Applications

XMC4000 Family

ARM[®] Cortex[®]-M4
32-bit processor core

Data Sheet

V1.3 2015-10

XMC4[12]00 Data Sheet

Revision History: V1.3 2015-10

Previous Versions:

V1.2 2014-06

V1.1 2014-03

V1.0 2013-10

V0.6 2012-11

| Page | Subjects |
|---------------|--|
| 12 | Added a section listing the packages of the different markings. |
| 14 | Added BA marking variant. |
| 14 | Corrected SCU_IDCHIP value of XMC4100 EES-AA/ES-AA. |
| 36 | Added footnote explaining minimum V_{BAT} requirements to start the hibernate domain and/or oscillation of a crystal on RTC_XTAL. |
| 37 | Changed pull device definition to System Requirement (SR) to reflect that the specified currents are defined by the characteristics of the external load/driver. |
| 37 | Added information that \overline{PORST} Pull-up is identical to the pull-up on standard I/O pins. |
| 42 | Updated C_{AINSW} , C_{AINTOT} and R_{AIN} parameters with improved values. |
| 56 | Added footnote on test configuration for LPAC measurement. |
| 58 | Corrected parameter name of of USB pull device (upstream port receiving) definition according to USB standard (referenced to DM instead of DP) |
| 62 | Relaxed RTC_XTAL V_{PPX} parameter value and changed it to a system requirement. |
| 66 | Added footnote on current consumption by enabling of f_{CCU} . |
| 67 | Added Flash endurance parameter for 64 Kbytes Physical Sector PS4 N_{EPS4} for devices with BA marking. |
| many | Added PG-TQFP-64-19 and PG-VQFN-48-71 package information. |
| 89, 91 | Added tables describing the differences between PG-LQFP-64-19 to PG-TQFP-64-19 as well as PG-VQFN-48-53 to PG-VQFN-48-71 packages. |
| 93 | Updated to JEDEC standard J-STD-020D for the moisture sensitivity level and added solder temperature parameter according to the same standard. |

Trademarks

C166™, TriCore™, XMC™ and DAVE™ are trademarks of Infineon Technologies AG. ARM®, ARM Powered®, Cortex®, Thumb® and AMBA® are registered trademarks of ARM, Limited.

CoreSight™, ETM™, Embedded Trace Macrocell™ and Embedded Trace Buffer™ are trademarks of ARM, Limited.

Synopsys™ is a trademark of Synopsys, Inc.

We Listen to Your Comments

Is there any information in this document that you feel is wrong, unclear or missing? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:

mcdocu.comments@infineon.com



Table of Contents

| | | |
|----------|---|-----------|
| 1 | Summary of Features | 9 |
| 1.1 | Ordering Information | 11 |
| 1.2 | Device Types | 11 |
| 1.3 | Package Variants | 12 |
| 1.4 | Device Type Features | 12 |
| 1.5 | Definition of Feature Variants | 13 |
| 1.6 | Identification Registers | 14 |
| 2 | General Device Information | 16 |
| 2.1 | Logic Symbols | 16 |
| 2.2 | Pin Configuration and Definition | 18 |
| 2.2.1 | Package Pin Summary | 20 |
| 2.2.2 | Port I/O Functions | 24 |
| 2.2.2.1 | Port I/O Function Table | 25 |
| 2.3 | Power Connection Scheme | 28 |
| 3 | Electrical Parameters | 30 |
| 3.1 | General Parameters | 30 |
| 3.1.1 | Parameter Interpretation | 30 |
| 3.1.2 | Absolute Maximum Ratings | 31 |
| 3.1.3 | Pin Reliability in Overload | 33 |
| 3.1.4 | Pad Driver and Pad Classes Summary | 35 |
| 3.1.5 | Operating Conditions | 36 |
| 3.2 | DC Parameters | 37 |
| 3.2.1 | Input/Output Pins | 37 |
| 3.2.2 | Analog to Digital Converters (ADCx) | 42 |
| 3.2.3 | Digital to Analog Converters (DACx) | 47 |
| 3.2.4 | Out-of-Range Comparator (ORC) | 50 |
| 3.2.5 | High Resolution PWM (HRPWM) | 52 |
| 3.2.5.1 | HRC characteristics | 52 |
| 3.2.5.2 | CMP and 10-bit DAC characteristics | 52 |
| 3.2.5.3 | Clocks | 55 |
| 3.2.6 | Low Power Analog Comparator (LPAC) | 56 |
| 3.2.7 | Die Temperature Sensor | 57 |
| 3.2.8 | USB Device Interface DC Characteristics | 58 |
| 3.2.9 | Oscillator Pins | 59 |
| 3.2.10 | Power Supply Current | 63 |
| 3.2.11 | Flash Memory Parameters | 67 |
| 3.3 | AC Parameters | 69 |
| 3.3.1 | Testing Waveforms | 69 |
| 3.3.2 | Power-Up and Supply Monitoring | 70 |
| 3.3.3 | Power Sequencing | 71 |

Table of Contents

| | | |
|----------|--|-----------|
| 3.3.4 | Phase Locked Loop (PLL) Characteristics | 73 |
| 3.3.5 | Internal Clock Source Characteristics | 74 |
| 3.3.6 | JTAG Interface Timing | 76 |
| 3.3.7 | Serial Wire Debug Port (SW-DP) Timing | 78 |
| 3.3.8 | Peripheral Timing | 79 |
| 3.3.8.1 | Synchronous Serial Interface (USIC SSC) Timing | 79 |
| 3.3.8.2 | Inter-IC (IIC) Interface Timing | 82 |
| 3.3.8.3 | Inter-IC Sound (IIS) Interface Timing | 84 |
| 3.3.9 | USB Interface Characteristics | 86 |
| 4 | Package and Reliability | 87 |
| 4.1 | Package Parameters | 87 |
| 4.1.1 | Thermal Considerations | 87 |
| 4.2 | Package Outlines | 89 |
| 5 | Quality Declarations | 93 |

About this Document

This Data Sheet is addressed to embedded hardware and software developers. It provides the reader with detailed descriptions about the ordering designations, available features, electrical and physical characteristics of the XMC4[12]00 series devices.

The document describes the characteristics of a superset of the XMC4[12]00 series devices. For simplicity, the various device types are referred to by the collective term XMC4[12]00 throughout this manual.

XMC4000 Family User Documentation

The set of user documentation includes:

- **Reference Manual**
 - describes the functionality of the superset of devices.
- **Data Sheets**
 - list the complete ordering designations, available features and electrical characteristics of derivative devices.
- **Errata Sheets**
 - list deviations from the specifications given in the related Reference Manual or Data Sheets. Errata Sheets are provided for the superset of devices.

Attention: Please consult all parts of the documentation set to attain consolidated knowledge about your device.

Application related guidance is provided by **Users Guides** and **Application Notes**.

Please refer to <http://www.infineon.com/xmc4000> to get access to the latest versions of those documents.

1 Summary of Features

The XMC4[12]00 devices are members of the XMC4000 Family of microcontrollers based on the ARM Cortex-M4 processor core. The XMC4000 is a family of high performance and energy efficient microcontrollers optimized for Industrial Connectivity, Industrial Control, Power Conversion, Sense & Control.




Figure 1 System Block Diagram

CPU Subsystem

- CPU Core
 - High Performance 32-bit ARM Cortex-M4 CPU
 - 16-bit and 32-bit Thumb2 instruction set
 - DSP/MAC instructions
 - System timer (SysTick) for Operating System support
- Floating Point Unit
- Memory Protection Unit
- Nested Vectored Interrupt Controller
- One General Purpose DMA with up-to 8 channels
- Event Request Unit (ERU) for programmable processing of external and internal service requests
- Flexible CRC Engine (FCE) for multiple bit error detection

On-Chip Memories

- 16 KB on-chip boot ROM
- up to 16 KB on-chip high-speed program memory
- up to 24 KB on-chip high speed data memory
- up to 256 KB on-chip Flash Memory with 1 KB instruction cache

Communication Peripherals

- Universal Serial Bus, USB 2.0 device, with integrated PHY
- Controller Area Network interface (MultiCAN), Full-CAN/Basic-CAN with two nodes, 64 message objects (MO), data rate up to 1 MBit/s
- Four Universal Serial Interface Channels (USIC), providing four serial channels, usable as UART, double-SPI, quad-SPI, IIC, IIS and LIN interfaces
- LED and Touch-Sense Controller (LEDTS) for Human-Machine interface

Analog Frontend Peripherals

- Two Analog-Digital Converters (VADC) of 12-bit resolution, 8 channels each, with input out-of-range comparators
- Digital-Analog Converter (DAC) with two channels of 12-bit resolution

Industrial Control Peripherals

- Two Capture/Compare Units 4 (CCU4) for use as general purpose timers
- One Capture/Compare Units 8 (CCU8) for motor control and power conversion
- Four High Resolution PWM (HRPWM) channels
- One Position Interface (POSIF) for servo motor positioning
- Window Watchdog Timer (WDT) for safety sensitive applications
- Die Temperature Sensor (DTS)
- Real Time Clock module with alarm support
- System Control Unit (SCU) for system configuration and control

Input/Output Lines

- Programmable port driver control module (PORTS)
- Individual bit addressability
- Tri-stated in input mode
- Push/pull or open drain output mode
- Boundary scan test support over JTAG interface

On-Chip Debug Support

- Full support for debug features: 8 breakpoints, CoreSight, trace
- Various interfaces: ARM-JTAG, SWD, single wire trace

1.1 Ordering Information

The ordering code for an Infineon microcontroller provides an exact reference to a specific product. The code “XMC4<DDD>-<Z><PPP><T><FFFF>” identifies:

- <DDD> the derivatives function set
- <Z> the package variant
 - E: LFBGA
 - F: LQFP, TQFP
 - Q: VQFN
- <PPP> package pin count
- <T> the temperature range:
 - F: -40°C to 85°C
 - K: -40°C to 125°C
- <FFFF> the Flash memory size.

For ordering codes for the XMC4[12]00 please contact your sales representative or local distributor.

This document describes several derivatives of the XMC4100 and XMC4200 series, some descriptions may not apply to a specific product. Please see [Table 1](#).

For simplicity the term **XMC4[12]00** is used for all derivatives throughout this document.

1.2 Device Types

These device types are available and can be ordered through Infineon’s direct and/or distribution channels.

Table 1 Synopsis of XMC4[12]00 Device Types

| Derivative ¹⁾ | Package | Flash Kbytes | SRAM Kbytes |
|--------------------------|--------------------------|--------------|-------------|
| XMC4200-F64x256 | PG-yQFP-64 ²⁾ | 256 | 40 |
| XMC4200-Q48x256 | PG-VQFN-48 | 256 | 40 |
| XMC4100-F64x128 | PG-yQFP-64 ²⁾ | 128 | 20 |
| XMC4100-Q48x128 | PG-VQFN-48 | 128 | 20 |
| XMC4104-F64x64 | PG-yQFP-64 ²⁾ | 64 | 20 |
| XMC4104-Q48x64 | PG-VQFN-48 | 64 | 20 |
| XMC4104-F64x128 | PG-yQFP-64 ²⁾ | 128 | 20 |
| XMC4104-Q48x128 | PG-VQFN-48 | 128 | 20 |
| XMC4108-F64x64 | PG-yQFP-64 ²⁾ | 64 | 20 |
| XMC4108-Q48x64 | PG-VQFN-48 | 64 | 20 |

1) x is a placeholder for the supported temperature range.

2) y is a placeholder for the QFP package variant, LQFP or TQFP depending on the stepping, see [Section 1.3](#).

1.3 Package Variants

Different markings of the XMC4[12]00 use different package variants. Details of those packages are given in the [Package Parameters](#) section of the Data Sheet.

Table 2 XMC4[12]00 Package Variants

| Package Variant | Marking | Package |
|-----------------|--------------------------|---------------|
| XMC4[12]00-F64 | EES-AA, ES-AA, ES-AB, AB | PG-LQFP-64-19 |
| XMC4[12]00-Q48 | | PG-VQFN-48-53 |
| XMC4[12]00-F64 | BA | PG-TQFP-64-19 |
| XMC4[12]00-Q48 | | PG-VQFN-48-71 |

1.4 Device Type Features

The following table lists the available features per device type.

Table 3 Features of XMC4[12]00 Device Types

| Derivative ¹⁾ | LEDTS Intf. | USB Intf. | USIC Chan. | MultiCAN Nodes, MO |
|--------------------------|-------------|-----------|------------|---------------------|
| XMC4200-F64x256 | 1 | 1 | 2 x 2 | N0, N1 MO[0..63] |
| XMC4200-Q48x256 | 1 | 1 | 2 x 2 | N0, N1 MO[0..63] |
| XMC4100-F64x128 | 1 | 1 | 2 x 2 | N0, N1 MO[0..63] |
| XMC4100-Q48x128 | 1 | 1 | 2 x 2 | N0, N1 MO[0..63] |
| XMC4104-F64x64 | 1 | – | 2 x 2 | – |
| XMC4104-Q48x64 | 1 | – | 2 x 2 | – |
| XMC4104-F64x128 | 1 | – | 2 x 2 | – |
| XMC4104-Q48x128 | 1 | – | 2 x 2 | – |
| XMC4108-F64x64 | – | – | 2 x 2 | N0, MO[0..31] |
| XMC4108-Q48x64 | – | – | 2 x 2 | N0, MO[0..31] |

1) x is a placeholder for the supported temperature range.

Table 4 Features of XMC4[12]00 Device Types

| Derivative ¹⁾ | ADC Chan. | DAC Chan. | CCU4 Slice | CCU8 Slice | POSIF Intf. | HRPWM Intf. |
|--------------------------|-----------|-----------|------------|------------|-------------|-------------|
| XMC4200-F64x256 | 10 | 2 | 2 x 4 | 1 x 4 | 1 | 1 |
| XMC4200-Q48x256 | 9 | 2 | 2 x 4 | 1 x 4 | 1 | 1 |
| XMC4100-F64x128 | 10 | 2 | 2 x 4 | 1 x 4 | 1 | 1 |
| XMC4100-Q48x128 | 9 | 2 | 2 x 4 | 1 x 4 | 1 | 1 |
| XMC4104-F64x64 | 10 | 2 | 2 x 4 | 1 x 4 | 1 | 1 |
| XMC4104-Q48x64 | 9 | 2 | 2 x 4 | 1 x 4 | 1 | 1 |
| XMC4104-F64x128 | 10 | 2 | 2 x 4 | 1 x 4 | 1 | 1 |
| XMC4104-Q48x128 | 9 | 2 | 2 x 4 | 1 x 4 | 1 | 1 |
| XMC4108-F64x64 | 10 | 2 | 2 x 4 | 1 x 4 | 1 | – |
| XMC4108-Q48x64 | 9 | 2 | 2 x 4 | 1 x 4 | 1 | – |

1) x is a placeholder for the supported temperature range.

1.5 Definition of Feature Variants

The XMC4[12]00 types are offered with several memory sizes and number of available VADC channels. [Table 5](#) describes the location of the available Flash memory, [Table 6](#) describes the location of the available SRAMs, [Table 7](#) the available VADC channels.

Table 5 Flash Memory Ranges

| Total Flash Size | Cached Range | Uncached Range |
|------------------|--|--|
| 256 Kbytes | 0800 0000 _H – 0803 FFFF _H | 0C00 0000 _H – 0C03 FFFF _H |
| 128 Kbytes | 0800 0000 _H – 0801 FFFF _H | 0C00 0000 _H – 0C01 FFFF _H |
| 64 Kbytes | 0800 0000 _H – 0800 FFFF _H | 0C00 0000 _H – 0C00 FFFF _H |

Table 6 SRAM Memory Ranges

| Total SRAM Size | Program SRAM | System Data SRAM |
|-----------------|--|--|
| 40 Kbytes | 1FFF C000 _H – 1FFF FFFF _H | 2000 0000 _H – 2000 5FFF _H |
| 20 Kbytes | 1FFF E000 _H – 1FFF FFFF _H | 2000 0000 _H – 2000 2FFF _H |

Table 7 ADC Channels¹⁾

| Package | VADC G0 | VADC G1 |
|------------------|---------------|--------------------|
| LQFP-64, TQFP-64 | CH0, CH3..CH7 | CH0, CH1, CH3, CH6 |
| PG-VQFN-48 | CH0, CH3..CH7 | CH0, CH1, CH3 |

1) Some pins in a package may be connected to more than one channel. For the detailed mapping see the Port I/O Function table.

1.6 Identification Registers

The identification registers allow software to identify the marking.

Table 8 XMC4200 Identification Registers

| Register Name | Value | Marking |
|---------------|------------------------|---------------|
| SCU_IDCHIP | 0004 2001 _H | EES-AA, ES-AA |
| SCU_IDCHIP | 0004 2002 _H | ES-AB, AB |
| SCU_IDCHIP | 0004 2003 _H | BA |
| JTAG IDCODE | 101D D083 _H | EES-AA, ES-AA |
| JTAG IDCODE | 201D D083 _H | ES-AB, AB |
| JTAG IDCODE | 301D D083 _H | BA |

Table 9 XMC4100 Identification Registers

| Register Name | Value | Marking |
|----------------------|------------------------|----------------|
| SCU_IDCHIP | 0004 2001 _H | EES-AA, ES-AA |
| SCU_IDCHIP | 0004 2002 _H | ES-AB, AB |
| SCU_IDCHIP | 0004 1003 _H | BA |
| JTAG IDCODE | 101D D083 _H | EES-AA, ES-AA |
| JTAG IDCODE | 201D D083 _H | ES-AB, AB |
| JTAG IDCODE | 301D D083 _H | BA |

2 General Device Information

This section summarizes the logic symbols and package pin configurations with a detailed list of the functional I/O mapping.

2.1 Logic Symbols




Figure 2 XMC4[12]00 Logic Symbol PG-LQFP-64 and PG-TQFP-64




Figure 3 XMC4[12]00 Logic Symbol PG-VQFN-48

2.2 Pin Configuration and Definition

The following figures summarize all pins, showing their locations on the different packages.




Figure 4 XMC4[12]00 PG-LQFP-64 and PG-TQFP-64 Pin Configuration (top view)




Figure 5 XMC4[12]00 PG-VQFN-48 Pin Configuration (top view)

2.2.1 Package Pin Summary

The following general scheme is used to describe each pin:

Table 10 Package Pin Mapping Description

| Function | Package A | Package B | ... | Pad Type | Notes |
|----------|-----------|-----------|-----|----------|-------|
| Name | N | Ax | ... | A1+ | |

The table is sorted by the “Function” column, starting with the regular Port pins (Px.y), followed by the dedicated pins (i.e. PORST) and supply pins.

The following columns, titled with the supported package variants, lists the package pin number to which the respective function is mapped in that package.

The “Pad Type” indicates the employed pad type (A1, A1+, special=special pad, In=input pad, AN/DIG_IN=analog and digital input, Power=power supply). Details about the pad properties are defined in the Electrical Parameters.

In the “Notes”, special information to the respective pin/function is given, i.e. deviations from the default configuration after reset. Per default the regular Port pins are configured as direct input with no internal pull device active.

Table 11 Package Pin Mapping

| Function | LQFP-64 TQFP-64 | VQFN-48 | Pad Type | Notes |
|----------|--------------------|---------|----------|--|
| P0.0 | 2 | 2 | A1+ | |
| P0.1 | 1 | 1 | A1+ | |
| P0.2 | 64 | 48 | A1+ | |
| P0.3 | 63 | 47 | A1+ | |
| P0.4 | 62 | 46 | A1+ | |
| P0.5 | 61 | 45 | A1+ | |
| P0.6 | 60 | 44 | A1+ | |
| P0.7 | 58 | 43 | A1+ | After a system reset, via <u>HWSEL</u> this pin selects the <u>DB.TDI</u> function. |
| P0.8 | 57 | 42 | A1+ | After a system reset, via <u>HWSEL</u> this pin selects the <u>DB.TRST</u> function, with a weak pull-down active. |
| P0.9 | 4 | - | A1+ | |
| P0.10 | 3 | - | A1+ | |

General Device Information

Table 11 Package Pin Mapping (cont'd)

| Function | LQFP-64 TQFP-64 | VQFN-48 | Pad Type | Notes |
|----------|--------------------|---------|---------------|---|
| P0.11 | 59 | - | A1+ | |
| P1.0 | 52 | 40 | A1+ | |
| P1.1 | 51 | 39 | A1+ | |
| P1.2 | 50 | 38 | A1+ | |
| P1.3 | 49 | 37 | A1+ | |
| P1.4 | 48 | 36 | A1+ | |
| P1.5 | 47 | 35 | A1+ | |
| P1.7 | 55 | - | A1+ | |
| P1.8 | 54 | - | A1+ | |
| P1.9 | 53 | - | A1+ | |
| P1.15 | 46 | - | A1+ | |
| P2.0 | 34 | 26 | A1+ | |
| P2.1 | 33 | 25 | A1+ | After a system reset, via HWSEL this pin selects the DB.TDO function. |
| P2.2 | 32 | 24 | A1+ | |
| P2.3 | 31 | 23 | A1+ | |
| P2.4 | 30 | 22 | A1+ | |
| P2.5 | 29 | 21 | A1+ | |
| P2.6 | 36 | - | A1+ | |
| P2.7 | 35 | - | A1+ | |
| P2.8 | 28 | - | A1+ | |
| P2.9 | 27 | - | A1+ | |
| P2.14 | 26 | - | A1+ | |
| P2.15 | 25 | - | A1+ | |
| P3.0 | 5 | - | A1+ | |
| P14.0 | 20 | 16 | AN/DIG_IN | |
| P14.3 | 19 | 15 | AN/DIG_IN | |
| P14.4 | 18 | 14 | AN/DIG_IN | |
| P14.5 | 17 | 13 | AN/DIG_IN | |
| P14.6 | 16 | 12 | AN/DIG_IN | |
| P14.7 | 15 | 11 | AN/DIG_IN | |
| P14.8 | 24 | 20 | AN/DAC/DIG_IN | |

General Device Information
Table 11 Package Pin Mapping (cont'd)

| Function | LQFP-64 TQFP-64 | VQFN-48 | Pad Type | Notes |
|--------------|--------------------|---------|-----------------|---|
| P14.9 | 23 | 19 | AN/DAC/DIG_IN | |
| P14.14 | 14 | - | AN/DIG_IN | |
| USB_DP | 7 | 4 | special | |
| USB_DM | 6 | 3 | special | |
| HIB_IO_0 | 10 | 7 | A1 special | At the first power-up and with every reset of the hibernate domain this pin is configured as open-drain output and drives "0". As output the medium driver mode is active. |
| TCK | 45 | 34 | A1 | Weak pull-down active. |
| TMS | 44 | 33 | A1+ | Weak pull-up active. As output the strong-soft driver mode is active. |
| <u>PORST</u> | 43 | 32 | special | Strong pull-down controlled by EVR. Weak pull-up active while strong pull-down is not active. |
| XTAL1 | 39 | 29 | clock_IN | |
| XTAL2 | 40 | 30 | clock_O | |
| RTC_XTAL1 | 11 | 8 | clock_IN | |
| RTC_XTAL2 | 12 | 9 | clock_O | |
| VBAT | 13 | 10 | Power | When VDDP is supplied VBAT has to be supplied as well. |
| VDDA/VAREF | 22 | 18 | AN_Power/AN_Ref | Shared analog supply and reference voltage pin. |
| VSSA/VAGND | 21 | 17 | AN_Power/AN_Ref | Shared analog supply and reference ground pin. |
| VDDC | 9 | 6 | Power | |
| VDDC | 42 | 31 | Power | |
| VDDP | 8 | 5 | Power | |
| VDDP | 38 | 28 | Power | |
| VDDP | 56 | 41 | Power | |
| VSS | 37 | 27 | Power | |

General Device Information

Table 11 Package Pin Mapping (cont'd)

| Function | LQFP-64 TQFP-64 | VQFN-48 | Pad Type | Notes |
|----------|--------------------|----------|----------|--|
| VSSO | 41 | - | Power | |
| VSS | Exp. Pad | Exp. Pad | Power | <p>Exposed Die Pad The exposed die pad is connected internally to VSS. For proper operation, it is mandatory to connect the exposed pad directly to the common ground on the board. For thermal aspects, please refer to the Data Sheet. Board layout examples are given in an application note.</p> |

2.2.2 Port I/O Functions

The following general scheme is used to describe each PORT pin:

Table 12 Port I/O Function Description

| Function | Outputs | | | Inputs | | |
|----------|----------|----------|----------|----------|----------|----------|
| | ALT1 | ALTn | HWO0 | HWI0 | Input | Input |
| P0.0 | | MODA.OUT | MODB.OUT | MODB.INA | MODC.INA | |
| Pn.y | MODA.OUT | | | | MODA.INA | MODC.INB |




Figure 6 Simplified Port Structure

$Pn.y$ is the port pin name, defining the control and data bits/registers associated with it. As GPIO, the port is under software control. Its input value is read via $Pn_IN.y$, Pn_OUT defines the output value.

Up to four alternate output functions (ALT1/2/3/4) can be mapped to a single port pin, selected by $Pn_IOCR.PC$. The output value is directly driven by the respective module, with the pin characteristics controlled by the port registers (within the limits of the connected pad).

The port pin input can be connected to multiple peripherals. Most peripherals have an input multiplexer to select between different possible input sources.

The input path is also active while the pin is configured as output. This allows to feedback an output to on-chip resources without wasting an additional external pin.

By Pn_HWSEL it is possible to select between different hardware “masters” (HWO0/HWI0). The selected peripheral can take control of the pin(s). Hardware control overrules settings in the respective port pin registers.

2.2.2.1 Port I/O Function Table

Table 13 Port I/O Functions

| Function | Output | | | | | Input | | | | | | | | |
|----------|----------------------|------------------|-----------------|--------------------|----------------|----------------|---------------|-----------------|--------------|-------------------------|-------------------------|------------------|----------------|----------------|
| | ALT1 | ALT2 | ALT3 | ALT4 | HWO0 | HWI0 | Input | Input | Input | Input | Input | Input | Input | Input |
| P0.0 | | CAN. NO_TXD | CCU80. OUT21 | LEDT50. COL2 | | | U1C1. DX0D | | ERU0. 0B0 | USB. VBUSDETECT A | | HRPWM0. C1INB | | |
| P0.1 | | U1C1. DOUT0 | CCU80. OUT11 | LEDT50. COL3 | | | | | ERU0. 0A0 | | | HRPWM0. C2INB | | |
| P0.2 | | U1C1. SELO1 | CCU80. OUT01 | HRPWM0. HROUT01 | U1C0. DOUT3 | U1C0. HWIN3 | | | ERU0. 3B3 | | | | | |
| P0.3 | | | CCU80. OUT20 | HRPWM0. HROUT20 | U1C0. DOUT2 | U1C0. HWIN2 | | | | ERU1. 3B0 | | | | |
| P0.4 | | | CCU80. OUT10 | HRPWM0. HROUT21 | U1C0. DOUT1 | U1C0. HWIN1 | | U1C0. DX0A | ERU0. 2B3 | | | | | |
| P0.5 | | U1C0. DOUT0 | CCU80. OUT00 | HRPWM0. HROUT00 | U1C0. DOUT0 | U1C0. HWIN0 | | U1C0. DX0B | | ERU1. 3A0 | | | | |
| P0.6 | | U1C0. SELO0 | CCU80. OUT30 | HRPWM0. HROUT30 | | | | U1C0. DX2A | ERU0. 3B2 | | CCU80. IN2B | | | |
| P0.7 | WWDT. SERVICE_OUT | U0C0. SELO0 | | HRPWM0. HROUT11 | | DB. TDI | U0C0. DX2B | | ERU0. 2B1 | | CCU80. IN0A | CCU80. IN1A | CCU80. IN2A | CCU80. IN3A |
| P0.8 | SCU. EXTCLK | U0C0. SCLKOUT | | HRPWM0. HROUT10 | | DB. TRST | U0C0. DX1B | | ERU0. 2A1 | | CCU80. IN1B | | | |
| P0.9 | HRPWM0. HROUT31 | U1C1. SELO0 | CCU80. OUT12 | LEDT50. COL0 | | | U1C1. DX2A | | ERU0. 1B0 | | | | | |
| P0.10 | | U1C1. SCLKOUT | CCU80. OUT02 | LEDT50. COL1 | | | U1C1. DX1A | | ERU0. 1A0 | | | | | |
| P0.11 | | U1C0. SCLKOUT | CCU80. OUT31 | | | | U1C0. DX1A | | ERU0. 3A2 | | | | | |
| P1.0 | | U0C0. SELO0 | CCU40. OUT3 | ERU1. PDOUT3 | | | U0C0. DX2A | | ERU0. 3B0 | | CCU40. IN3A | HRPWM0. C0INA | | |
| P1.1 | | U0C0. SCLKOUT | CCU40. OUT2 | ERU1. PDOUT2 | | | U0C0. DX1A | POSIF0. IN2A | ERU0. 3A0 | | CCU40. IN2A | HRPWM0. C1INA | | |
| P1.2 | | | CCU40. OUT1 | ERU1. PDOUT1 | U0C0. DOUT3 | U0C0. HWIN3 | | POSIF0. IN1A | | ERU1. 2B0 | CCU40. IN1A | HRPWM0. C2INA | | |
| P1.3 | | U0C0. MCLKOUT | CCU40. OUT0 | ERU1. PDOUT0 | U0C0. DOUT2 | U0C0. HWIN2 | | POSIF0. IN0A | | ERU1. 2A0 | CCU40. IN0A | HRPWM0. C0INB | | |
| P1.4 | WWDT. SERVICE_OUT | CAN. NO_TXD | CCU80. OUT33 | | U0C0. DOUT1 | U0C0. HWIN1 | U0C0. DX0B | CAN. N1_RXDD | ERU0. 2B0 | | CCU41. IN0C | HRPWM0. BL0A | | |
| P1.5 | | CAN. N1_TXD | U0C0. DOUT0 | CCU80. OUT23 | U0C0. DOUT0 | U0C0. HWIN0 | U0C0. DX0A | CAN. NO_RXDA | ERU0. 2A0 | | ERU1. 0A0 | CCU41. IN1C | | |
| P1.7 | | U0C0. DOUT0 | | U1C1. SELO2 | | | | | | | USB. VBUSDETECT B | | | |