# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





2.97V TO 5.5V DUAL UART WITH 128-BYTE FIFOS

#### NOVEMBER 2005

# **GENERAL DESCRIPTION**

The XR16C2850<sup>1</sup> (2850) is an enhanced dual universal asynchronous receiver and transmitter (UART). Enhanced features include 128 bytes of TX and RX FIFOs, programmable TX and RX FIFO trigger level, FIFO level counters, automatic (RTS/ CTS) hardware and (Xon/Xoff) software flow control, automatic RS-485 half duplex direction control output and data rates up to 6.25 Mbps at 5V and 8X sampling clock. Onboard status registers provide the user with operational status and data error flags. An internal loopback capability allows system diagnostics. The 2850 has a full modem interface and can operate at 2.97V to 5.5V and is pin-to-pin compatible to Exar's ST16C2550 and XR16C2750 except the 48-TQFP package. The 2850 register set is compatible to the industry standard ST16C2550 and is available in 48pin TQFP and 44-pin PLCC packages.

NOTE: 1 Covered by U.S. Patent #5,649,122 and #5,949,787


#### **APPLICATIONS**

- Portable Appliances
- Telecommunication Network Routers
- Ethernet Network Routers
- Cellular Data Devices
- Factory Automation and Process Controls

#### **FEATURES**

Added feature in devices with a top mark date code of "F2 YYWW" and newer:


- 5V tolerant inputs
- 0 ns address hold time (T<sub>AH</sub>)
- Pin-to-pin compatible and functionally compatible to Exar's ST16C2550 and XR16L2750 and TI's TL16C752B in the 48-TQFP package
- Pin-alike Exar's XR16L2750 and ST16C2550 48-TQFP package but with additional CLK8/16, CLKSEL and HDCNTL inputs
- Two independent UART channels
  - Register set compatible to 16C550
  - Up to 6.25 Mbps at 5V, and 4 Mbps at 3.3V
  - Transmit and Receive FIFOs of 128 bytes
  - Programmable TX and RX FIFO Trigger Levels
  - Transmit and Receive FIFO Level Counters
  - Automatic Hardware (RTS/CTS) Flow Control
  - Selectable Auto RTS Flow Control Hysteresis
  - Automatic Software (Xon/Xoff) Flow Control
  - Auto RS-485 Half-duplex Direction Control
  - Wireless Infrared (IrDA 1.0) Encoder/Decoder
  - Full modem interface
- Device Identification and Revision
- Crystal oscillator or external clock input
- Industrial and commercial temperature ranges
- 48-TQFP and 44-PLCC packages



#### FIGURE 1. XR16C2850 BLOCK DIAGRAM



#### FIGURE 2. PIN OUT ASSIGNMENT



# ORDERING INFORMATION

| Part Number | Package      | Operating<br>Temperature<br>Range | Device Status |
|-------------|--------------|-----------------------------------|---------------|
| XR16C2850CJ | 44-Lead PLCC | 0°C to +70°C                      | Active        |
| XR16C2850CM | 48-Lead TQFP | 0°C to +70°C                      | Active        |
| XR16C2850IJ | 44-Lead PLCC | -40°C to +85°C                    | Active        |
| XR16C2850IM | 48-Lead TQFP | -40°C to +85°C                    | Active        |

**XP EXAR** 

REV. 2.1.3

# **PIN DESCRIPTIONS**

| NAME           | 44-PLCC<br>Pin # | 48-TQFP<br>Pin # | Түре | DESCRIPTION   |
|----------------|------------------|------------------|------|---|
| DATA BUS I     | NTERFACE         |                  |      |   |
| A2<br>A1<br>A0 | 29<br>30<br>31   | 26<br>27<br>28   | I    | Address data lines [2:0]. These 3 address lines select one of the inter-<br>nal registers in UART channel A/B during a data bus transaction.  |
| D7             | 9                | 3                | I/O  | Data bus lines [7:0] (bidirectional).   |
| D6             | 8                | 2                |      |   |
| D5             | 7                | 1                |      |   |
| D4             | 6                | 48               |      |   |
| D3             | 5                | 47               |      |   |
| D2             | 4                | 46               |      |   |
| D1             | 3                | 45               |      |   |
| D0             | 2                | 44               |      |   |
| IOR#           | 24               | 19               | I    | Input/Output Read Strobe (active low). The falling edge instigates an internal read cycle and retrieves the data byte from an internal register pointed to by the address lines [A2:A0]. The data byte is placed on the data bus to allow the host processor to read it on the rising edge.   |
| IOW#           | 20               | 15               | Ι    | Input/Output Write Strobe (active low). The falling edge instigates an internal write cycle and the rising edge transfers the data byte on the data bus to an internal register pointed by the address lines.   |
| CSA#           | 16               | 10               | I    | UART channel A select (active low) to enable UART channel A in the device for data bus operation.   |
| CSB#           | 17               | 11               | I    | UART channel B select (active low) to enable UART channel B in the device for data bus operation.   |
| INTA           | 33               | 30               | 0    | UART channel A Interrupt output. The output state is defined by the user through the software setting of MCR[3]. INTA is set to the active mode and OP2A# output is LOW when MCR[3] is set to a logic 1. INTA is set to the three state mode and OP2A# is HIGH when MCR[3] is set to a logic 0 (default). See MCR[3]. If this output is not used, leave it unconnected. |
| INTB           | 32               | 29               | 0    | UART channel B Interrupt output. The output state is defined by the user through the software setting of MCR[3]. INTB is set to the active mode and OP2B# output is LOW when MCR[3] is set to a logic 1. INTB is set to the three state mode and OP2B# is HIGH when MCR[3] is set to a logic 0 (default). See MCR[3]. If this output is not used, leave it unconnected. |
| TXRDYA#        | 1                | 43               | 0    | UART channel A Transmitter Ready (active low). The output provides the TX FIFO/THR status for transmit channel A. See Table 2. If this output is not used, leave it unconnected.  |
| RXRDYA#        | 34               | 31               | 0    | UART channel A Receiver Ready (active low). This output provides the RX FIFO/RHR status for receive channel A. See Table 2. If this output is not used, leave it unconnected.   |
| TXRDYB#        | 12               | 6                | 0    | UART channel B Transmitter Ready (active low). The output provides the TX FIFO/THR status for transmit channel B. See Table 2. If this output is not used, leave it unconnected.  |



| NAME     | 44-PLCC<br>Pin # | 48-TQFP<br>Pin # | Түре | DESCRIPTION  |
|----------|------------------|------------------|------|--|
| RXRDYB#  | 23               | 18               | 0    | UART channel B Receiver Ready (active low). This output provides the RX FIFO/RHR status for receive channel B. See Table 2. If this output is not used, leave it unconnected.  |
| MODEM OR | SERIAL I/O       | INTERFACE        |      |  |
| ТХА      | 13               | 7                | 0    | UART channel A Transmit Data or infrared encoder data. Standard transmit and receive interface is enabled when MCR[6] = 0. In this mode, the TX signal will be HIGH during reset or idle (no data). Infrared IrDA transmit and receive interface is enabled when MCR[6] = 1. In the Infrared mode, the inactive state (no data) for the Infrared encoder/ decoder interface isLOW. If this output is not used, leave it unconnected.   |
| RXA      | 11               | 5                | I    | UART channel A Receive Data or infrared receive data. Normal receive data input must idle HIGH. The infrared receiver pulses typically idles LOW but can be inverted by software control prior going in to the decoder, see MCR[6] and FCTR[2]. If this pin is not used, tie it to VCC or pull it high via a 100k ohm resistor.  |
| RTSA#    | 36               | 33               | 0    | UART channel A Request-to-Send (active low) or general purpose out-<br>put. This output must be asserted prior to using auto RTS flow control,<br>see EFR[6], MCR[1], FCTR[1:0], EMSR[5:4] and IER[6]. For auto<br>RS485 half-duplex direction control, see FCTR[3]. If this output is not<br>used, leave it unconnected.  |
| CTSA#    | 40               | 38               | I    | UART channel A Clear-to-Send (active low) or general purpose input.<br>It can be used for auto CTS flow control, see EFR[7], and IER[7]. This<br>input should be connected to VCC when not used.   |
| DTRA#    | 37               | 34               | 0    | UART channel A Data-Terminal-Ready (active low) or general purpose output. If this output is not used, leave it unconnected.   |
| DSRA#    | 41               | 39               | I    | UART channel A Data-Set-Ready (active low) or general purpose input.<br>This input should be connected to VCC when not used.   |
| CDA#     | 42               | 40               | I    | UART channel A Carrier-Detect (active low) or general purpose input.<br>This input should be connected to VCC when not used.   |
| RIA#     | 43               | 41               | I    | UART channel A Ring-Indicator (active low) or general purpose input.<br>This input should be connected to VCC when not used.   |
| OP2A#    | 35               | 32               | 0    | Output Port 2 Channel A - The output state is defined by the user and through the software setting of MCR[3]. INTA is set to the active mode and OP2A# output is LOW when MCR[3] is set to a logic 1. INTA is set to the three state mode and OP2A# is HIGH when MCR[3] is set to a logic 0. See MCR[3]. This output can only be used as a general purpose output when interrupts are not used, otherwise it will disturb the INTA output functionality. If this output is not used, leave it unconnected. |
| ТХВ      | 14               | 8                | 0    | UART channel B Transmit Data or infrared encoder data. Standard transmit and receive interface is enabled when MCR[6] = 0. In this mode, the TX signal will be HIGH during reset or idle (no data). Infrared IrDA transmit and receive interface is enabled when MCR[6] = 1. In the Infrared mode, the inactive state (no data) for the Infrared encoder/ decoder interface is LOW. If this output is not used, leave it unconnected.  |



REV. 2.1.3

# XR16C2850 2.97V TO 5.5V DUAL UART WITH 128-BYTE FIFOS

| NAME      | 44-PLCC<br>Pin # | 48-TQFP<br>Pin # | Түре | DESCRIPTION   |
|-----------|------------------|------------------|------|---|
| RXB       | 10               | 4                | I    | UART channel B Receive Data or infrared receive data. Normal receive data input must idle HIGH. The infrared receiver pulses typically idles LOW but can be inverted by software control prior going in to the decoder, see MCR[6] and FCTR[2]. If this pin is not used, tie it to VCC or pull it high via a 100k ohm resistor.   |
| RTSB#     | 27               | 22               | 0    | UART channel B Request-to-Send (active low) or general purpose out-<br>put. This port must be asserted prior to using auto RTS flow control,<br>see EFR[6], MCR[1], FCTR[1:0], EMSR[5:4] and IER[6]. For auto<br>RS485 half-duplex direction control, see FCTR[3] and EMSR[3]. If this<br>output is not used, leave it unconnected.   |
| CTSB#     | 28               | 23               | I    | UART channel B Clear-to-Send (active low) or general purpose input.<br>It can be used for auto CTS flow control, see EFR[7], and IER[7]. This<br>input should be connected to VCC when not used.  |
| DTRB#     | 38               | 35               | 0    | UART channel B Data-Terminal-Ready (active low) or general purpose output. If this output is not used, leave it unconnected.  |
| DSRB#     | 25               | 20               | Ι    | UART channel B Data-Set-Ready (active low) or general purpose input.<br>This input should be connected to VCC when not used. This input has<br>no effect on the UART.   |
| CDB#      | 21               | 16               | Ι    | UART channel B Carrier-Detect (active low) or general purpose input.<br>This input should be connected to VCC when not used. This input has<br>no effect on the UART.   |
| RIB#      | 26               | 21               | I    | UART channel B Ring-Indicator (active low) or general purpose input.<br>This input should be connected to VCC when not used. This input has<br>no effect on the UART.   |
| OP2B#     | 15               | 9                | 0    | Output Port 2 Channel B - The output state is defined by the user and through the software setting of MCR[3]. INTB is set to the active mode and OP2B# output is LOW when MCR[3] is set to a logic 1. INTB is set to the three state mode and OP2B# is HIGH when MCR[3] is set to a logic 0. See MCR[3]. This output can only be used as a general purpose output when interrupts are not used, otherwise it will disturb the INTB output functionality. If this output is not used, leave it unconnected.  |
| ANCILLARY | SIGNALS          |                  |      |   |
| XTAL1     | 18               | 13               | I    | Crystal or external clock input.  |
| XTAL2     | 19               | 14               | 0    | Crystal or buffered clock output.   |
| HDCNTL#   | -                | 37               | Ι    | RS-485 half duplex directional control for channel A and B (active low).<br>Connect to VCC for normal RTS# function and connect to GND for RS-<br>485 half duplex direction control. RTS# pin goes LOW for transmit and<br>HIGH for receive during RS-485 mode. This pin is wire "OR-ed" with<br>FCTR[3]. If this pin is connected to VCC, the function of the RTS# pin<br>can be controlled via FCTR[3]. If this pin is connected to GND, the<br>RTS# pin will always be the RS-485 half duplex direction control and<br>can not be controlled via FCTR[3]. See FCTR[3]. |



| Nаме    | 44-PLCC<br>Pin # | 48-TQFP<br>Pin # | Түре | DESCRIPTION   |
|---------|------------------|------------------|------|---|
| CLKSEL  | -                | 25               | I    | Clock Pre-scaler select. Connect to VCC for divide by 1 and GND for divide by 4. MCR[7] can override the state of this pin following reset or initialization. See <b>Figure 6</b> and MCR[7].   |
| CLK8/16 | -                | 24               | I    | Transmit/Receive data sampling rate. Connect to VCC for normal 16X sampling clock (standard baud rates) or GND for 8X sampling clock to double the standard baud rates.   |
| RESET   | 39               | 36               | Ι    | Reset (active high) - A longer than 40 ns HIGH pulse on this pin will reset the internal registers and all outputs. The UART transmitter output will be held at logic 1, the receiver input will be ignored and outputs are reset during reset period (see Table 16). |
| VCC     | 44               | 42               | Pwr  | 2.97V to 5.5V power supply. All inputs are 5V tolerant for devices with top mark date code of "F2 YYWW" and newer.  |
| GND     | 22               | 17               | Pwr  | Power supply common, ground.  |
| N.C.    | none             | 12               |      | No Connection.  |

Pin type: I=Input, O=Output, I/O= Input/output, OD=Output Open Drain.



REV. 2.1.3

# **1.0 PRODUCT DESCRIPTION**

The XR16C2850 (2850) integrates the functions of 2 enhanced 16C550 Universal Asynchrounous Receiver and Transmitter (UART). Each UART is independently controlled having its own set of device configuration registers. The configuration registers set is 16550 UART compatible for control, status and data transfer. Additionally, each UART channel has 128-bytes of transmit and receive FIFOs, automatic RTS/CTS hardware flow control with hysteresis control, automatic Xon/Xoff and special character software flow control, programmable transmit and receive FIFO trigger levels, FIFO level counters, infrared encoder and decoder (IrDA ver 1.0), programmable baud rate generator with a prescaler of divide by 1 or 4, and data rate up to 6.25 Mbps with 8X sampling clock rate (available only in the 48-pin TQFP package) or 3.125Mbps in the 16X rate. The XR16C2850 is a 5V and 3.3V device. The 2850 is fabricated with an advanced CMOS process.

# **Enhanced Features**

The 2850 DUART provides a solution that supports 128 bytes of transmit and receive FIFO memory, instead of 64 bytes provided in the XR16L2750 and 16 bytes in the ST16C2550, or one byte in the ST16C2450. The 2850 is designed to work with high performance data communication systems, that require fast data processing time. Increased performance is realized in the 2850 by the larger transmit and receive FIFOs, FIFO trigger level control, FIFO level counters and automatic flow control mechanism. This allows the external processor to handle more networking tasks within a given time. For example, the ST16C2550 with a 16 byte FIFO, unloads 16 bytes of receive data in 1.53 ms (This example uses a character length of 11 bits, including start/stop bits at 115.2Kbps). This means the external CPU will have to service the receive FIFO at 1.53 ms intervals. However with the 128 byte FIFO in the 2850, the data buffer will not require unloading/loading for 12.2 ms. This increases the service interval giving the external CPU additional time for other applications and reducing the overall UART interrupt servicing time. In addition, the programmable FIFO level trigger interrupt and automatic hardware/software flow control is uniquely provided for maximum data throughput performance especially when operating in a multi-channel system. The combination of the above greatly reduces the CPU's bandwidth requirement, increases performance, and reduces power consumption.

The 2850 supports a half-duplex output direction control signaling pin, RTS# A/B, to enable and disable the external RS-485 transceiver operation. It automatically switches the logic state of the output pin to the receive state after the last stop-bit of the last character has been shifted out of the transmitter. After receiving, the logic state of the output pin switches back to the transmit state when a data byte is loaded in the transmitter. The auto RS-485 direction control pin is not activated after reset. To activate the direction control function, user has to set FCTR Bit-3 to "1". This pin is normally high for receive state, low for transmit state.

#### Data Rate

The 2850 is capable of operation up to 3.125 Mbps at 5V with 16X internal sampling clock rate, and 6.25 Mbps at 5V with 8X sampling clock rate (available only on the 48-pin package). The device can operate with an external 24 MHz crystal on pins XTAL1 and XTAL2, or external clock source of up to 50 MHz on XTAL1 pin. With a typical crystal of 14.7456 MHz and through a software option, the user can set the prescaler bit for data rates of up to 1.84 Mbps.

The rich feature set of the 2850 is available through the internal registers. Automatic hardware/software flow control, selectable transmit and receive FIFO trigger levels, selectable TX and RX baud rates, infrared encoder/decoder interface, modem interface controls, and a sleep mode are all standard features.

Following a power on reset or an external reset, the 2850 is software compatible with previous generation of UARTs, 16C2450, 16C2550 and 16L2750.



# 2.0 FUNCTIONAL DESCRIPTIONS

# 2.1 CPU Interface

The CPU interface is 8 data bits wide with 3 address lines and control signals to execute data bus read and write transactions. The 2850 data interface supports the Intel compatible types of CPUs and it is compatible to the industry standard 16C550 UART. No clock (oscillator nor external clock) is required to operate a data bus transaction. Each bus cycle is asynchronous using CS#, IOR# and IOW# signals. Both UART channels share the same data bus for host operations. The data bus interconnections are shown in Figure 3.




FIGURE 3. XR16C2850 DATA BUS INTERCONNECTIONS

# 2.2 Device Reset

The RESET input resets the internal registers and the serial interface outputs in both channels to their default state (see Table 16). An active high pulse of longer than 40 ns duration will be required to activate the reset function in the device.

# 2.3 Device Identification and Revision

The XR16C2850 provides a Device Identification code and a Device Revision code to distinguish the part from other devices and revisions. To read the identification code from the part, it is required to set the baud rate generator registers DLL and DLM both to 0x00. Now reading the content of the DLM will provide 0x12 for the XR16C2850 and reading the content of DLL will provide the revision of the part; for example, a reading of 0x01 means revision A.

# 2.4 Channel A and B Selection

The UART provides the user with the capability to bi-directionally transfer information between an external CPU and an external serial communication device. A logic 0 on chip select pins, CSA# or CSB#, allows the user to select UART channel A or B to configure, send transmit data and/or unload receive data to/from the UART. Selecting both UARTs can be useful during power up initialization to write to the same internal registers, but do not attempt to read from both uarts simultaneously. Individual channel select functions are shown in Table 1.

| CSA# | CSB# | FUNCTION                 |
|------|------|--------------------------|
| 1    | 1    | UART de-selected         |
| 0    | 1    | Channel A selected       |
| 1    | 0    | Channel B selected       |
| 0    | 0    | Channel A and B selected |

# TABLE 1: CHANNEL A AND B SELECT

# 2.5 Channel A and B Internal Registers

Each UART channel in the 2850 has a set of enhanced registers for control, monitoring and data loading and unloading. The configuration register set is compatible to those already available in the standard single 16C550 and dual ST16C2550. These registers function as data holding registers (THR/RHR), interrupt status and control registers (ISR/IER), a FIFO control register (FCR), receive line status and control registers (LSR/ LCR), modem status and control registers (MSR/MCR), programmable data rate (clock) divisor registers (DLL/ DLM), and a user accessible scratchpad register (SPR).

Beyond the general 16C2550 features and capabilities, the 2850 offers enhanced feature registers (EMSR, FLVL, EFR, Xon/Xoff 1, Xon/Xoff 2, FCTR, TRG, FC) that provide automatic RTS and CTS hardware flow control, Xon/Xoff software flow control, automatic RS-485 half-duplex direction output enable/disable, FIFO trigger level control, and FIFO level counters. All the register functions are discussed in full detail later in **"Section 3.0, UART INTERNAL REGISTERS" on page 21**.

# 2.6 DMA Mode

The device does not support direct memory access. The DMA Mode (a legacy term) in this document doesn't mean "direct memory access" but refers to data block transfer operation. The DMA mode affects the state of the RXRDY# A/B and TXRDY# A/B output pins. The transmit and receive FIFO trigger levels provide additional flexibility to the user for block mode operation. The LSR bits 5-6 provide an indication when the transmitter is empty or has an empty location(s) for more data. The user can optionally operate the transmit and receive FIFO in the DMA mode (FCR bit-3=1). When the transmit and receive FIFO are enabled and the DMA mode is disabled (FCR bit-3 = 0), the 2850 is placed in single-character mode for data transmit or receive operation. When DMA mode is enabled (FCR bit-3 = 1), the user takes advantage of block mode operation by loading or unloading the FIFO in a block sequence determined by the programmed trigger level. In this mode, the 2850 sets the TXRDY# pin when the transmit FIFO becomes full, and sets the RXRDY# pin when the receive FIFO becomes empty. The following table shows their behavior. Also see Figures 20 through 25.

| Pins       | FCR BIT-0=0<br>(FIFO DISABLED)        | FCR BIT-0=1 (FIFO ENABLED)                         |  |  |  |
|------------|---------------------------------------|--|--|--|--|
|            |                                       | FCR Bit-3 = 0<br>(DMA Mode Disabled)               | FCR Bit-3 = 1<br>(DMA Mode Enabled)  |  |  |
| RXRDY# A/B | LOW = 1 byte<br>HIGH = no data        | LOW = at least 1 byte in FIFO<br>HIGH = FIFO empty | HIGH to LOW transition when FIFO reaches<br>the trigger level, or timeout occurs.<br>LOW to HIGH transition when FIFO empties. |  |  |
| TXRDY# A/B | LOW = THR empty<br>HIGH = byte in THR | LOW = FIFO empty<br>HIGH = at least 1 byte in FIFO | LOW = FIFO has at least 1 empty location<br>HIGH = FIFO is full  |  |  |

# TABLE 2: TABLE 2TXRDY# AND RXRDY# OUTPUTS IN FIFO AND DMA MODE



# 2.7 INTA and INTB Ouputs

The INTA and INTB interrupt output output changes according to the operating mode and enahnced features setup. Table 3 and 4 summarize the operating behavior for the transmitter and receiver. Also see Figures 20 through 25.

|            | Auto RS485<br>Mode | FCR BIT-0 = 0<br>(FIFO DISABLED)                | FCR Bit-0 = 1<br>(FIFO ENABLED)  |
|------------|--------------------|---|--|
| INTA/B Pin | NO                 |   | LOW = FIFO above trigger level<br>HIGH = FIFO below trigger level or FIFO empty        |
| INTA/B Pin | YES                | LOW = a byte in THR<br>HIGH = transmitter empty | LOW = FIFO above trigger level<br>HIGH = FIFO below trigger level or transmitter empty |

# TABLE 3: INTA AND INTB PINS OPERATION FOR TRANSMITTER


# TABLE 4: INTA AND INTB PIN OPERATION FOR RECEIVER

| FCR BIT-0 = 0<br>(FIFO DISABLED) | FCR BIT-0 = 1<br>(FIFO ENABLED)                                   |
|----------------------------------|---|
|                                  | LOW = FIFO below trigger level<br>HIGH = FIFO above trigger level |

# 2.8 Crystal Oscillator or External Clock Input

The 2850 includes an on-chip oscillator (XTAL1 and XTAL2) to produce a clock for both UART sections in the device. <u>The CPU data bus does not require this clock for bus operation</u>. The crystal oscillator provides a system clock to the Baud Rate Generators (BRG) section found in each of the UART. XTAL1 is the input to the oscillator or external clock buffer input with XTAL2 pin being the output. <u>SEE"PROGRAMMABLE BAUD</u> RATE GENERATOR" ON PAGE 11.

# FIGURE 4. TYPICAL OSCILLATOR CONNECTIONS



The on-chip oscillator is designed to use an industry standard microprocessor crystal (parallel resonant, fundamental frequency with 10-22 pF capacitance load, ESR of 20-120 ohms and 100 ppm frequency tolerance) connected externally between the XTAL1 and XTAL2 pins (see Figure 4). Alternatively, an external clock can be connected to the XTAL1 pin to clock the internal baud rate generator for standard or custom rates.




Typical oscillator connections are shown in Figure 4. For further reading on oscillator circuit please see application note DAN108 on EXAR's web site.

# 2.9 **Programmable Baud Rate Generator**


A single Baud Rate Generator (BRG) is provided for the transmitter and receiver, allowing independent TX/RX channel control. The programmable Baud Rate Generator is capable of operating with a crystal frequency of up to 24 MHz. However, with an external clock input on XTAL1 pin and a 2K ohms pull-up resistor on XTAL2 pin (as shown in Figure 5) it can extend its operation up to 50 MHz (3.125 Mbps serial data rate and 16X sampling) at room temperature and 5.0V.

# FIGURE 5. EXTERNAL CLOCK CONNECTION FOR EXTENDED DATA RATE



Each UART also has their own prescaler along with the BRG. The prescaler is controlled by CLKSEL hardware pin or a software bit in the MCR register. The MCR register bit-7 sets the prescaler to divide the input crystal or external clock by 1 or 4 and can override the CLKSEL pin following reset. The clock output of the prescaler goes to the BRG. The BRG further divides this clock by a programmable divisor between 1 and (2<sup>16</sup> -1) to obtain a 16X sampling rate clock of the serial data rate. The sampling rate clock is used by the transmitter for data bit shifting and receiver for data sampling.

#### FIGURE 6. BAUD RATE GENERATOR AND PRESCALER



Programming the Baud Rate Generator Registers DLM and DLL provides the capability of selecting the operating data rate. Table 5 shows the standard data rates available with a 14.7456 MHz crystal or external clock at 16X sampling rate clock rate. A 16X sampling clock is typically used. However, user can select the 8X sampling clock rate mode to double the operating data rate. When using a non-standard data rate crystal or external clock, the divisor value can be calculated for DLL/DLM with the following equation.



divisor (decimal) = (XTAL1 clock frequency / prescaler) / (serial data rate x 16), with CLK8/16 pin = 1 divisor (decimal) = (XTAL1 clock frequency / prescaler) / (serial data rate x 8), with CLK8/16 pin = 0

| OUTPUT Data Rate<br>MCR Bit-7=1 | OUTPUT Data Rate<br>MCR Bit-7=0<br>(DEFAULT) | DIVISOR FOR 16x<br>Clock (Decimal) |     | DLM<br>Program<br>Value (HEX) | DLL<br>Program<br>Value (HEX) | Data Rate<br>Error (%) |
|---------------------------------|--|------------------------------------|-----|-------------------------------|-------------------------------|------------------------|
| 100                             | 400  | 2304                               | 900 | 09                            | 00                            | 0                      |
| 600                             | 2400   | 384                                | 180 | 01                            | 80                            | 0                      |
| 1200                            | 4800   | 192                                | C0  | 00                            | C0                            | 0                      |
| 2400                            | 9600   | 96                                 | 60  | 00                            | 60                            | 0                      |
| 4800                            | 19.2k  | 48                                 | 30  | 00                            | 30                            | 0                      |
| 9600                            | 38.4k  | 24                                 | 18  | 00                            | 18                            | 0                      |
| 19.2k                           | 76.8k  | 12                                 | 0C  | 00                            | 0C                            | 0                      |
| 38.4k                           | 153.6k                                       | 6                                  | 06  | 00                            | 06                            | 0                      |
| 57.6k                           | 230.4k                                       | 4                                  | 04  | 00                            | 04                            | 0                      |
| 115.2k                          | 460.8k                                       | 2                                  | 02  | 00                            | 02                            | 0                      |
| 230.4k                          | 921.6k                                       | 1                                  | 01  | 00                            | 01                            | 0                      |

TABLE 5: TYPICAL DATA RATES WITH A 14.7456 MHz CRYSTAL OR EXTERNAL CLOCK

# 2.10 Transmitter

The transmitter section comprises of an 8-bit Transmit Shift Register (TSR) and 128 bytes of FIFO which includes a byte-wide Transmit Holding Register (THR). TSR shifts out every data bit with the 16X/8X internal clock. A bit time is 16 (8) clock periods (see CLK8/16 pin description). The transmitter sends the start-bit followed by the number of data bits, inserts the proper parity-bit if enabled, and adds the stop-bit(s). The status of the FIFO and TSR are reported in the Line Status Register (LSR bit-5 and bit-6).

# 2.10.1 Transmit Holding Register (THR) - Write Only


The transmit holding register is an 8-bit register providing a data interface to the host processor. The host writes transmit data byte to the THR to be converted into a serial data stream including start-bit, data bits, parity-bit and stop-bit(s). The least-significant-bit (Bit-0) becomes first data bit to go out. The THR is the input register to the transmit FIFO of 128 bytes when FIFO operation is enabled by FCR bit-0. Every time a write operation is made to the THR, the FIFO data pointer is automatically bumped to the next sequential data location.

# 2.10.2 Transmitter Operation in non-FIFO Mode

The host loads transmit data to THR one character at a time. The THR empty flag (LSR bit-5) is set when the data byte is transferred to TSR. THR flag can generate a transmit empty interrupt (ISR bit-1) when it is enabled by IER bit-1. The TSR flag (LSR bit-6) is set when TSR becomes completely empty.




#### FIGURE 7. TRANSMITTER OPERATION IN NON-FIFO MODE



# 2.10.3 Transmitter Operation in FIFO Mode

The host may fill the transmit FIFO with up to 128 bytes of transmit data. The THR empty flag (LSR bit-5) is set whenever the FIFO is empty. The THR empty flag can generate a transmit empty interrupt (ISR bit-1) when the amount of data in the FIFO falls below its programmed trigger level. The transmit empty interrupt is enabled by IER bit-1. The TSR flag (LSR bit-6) is set when TSR/FIFO becomes empty.








# 2.11 Receiver

The receiver section contains an 8-bit Receive Shift Register (RSR) and 128 bytes of FIFO which includes a byte-wide Receive Holding Register (RHR). The RSR uses the 16X/8X clock (CLK8/16 pin) for timing. It verifies and validates every bit on the incoming character in the middle of each data bit. On the falling edge of a start or false start bit, an internal receiver counter starts counting at the 16X/8X clock rate. After 8 clocks (or 4 if 8X) the start bit period should be at the center of the start bit. At this time the start bit is sampled and if it is still a logic 0 it is validated. Evaluating the start bit in this manner prevents the receiver from assembling a false character. The rest of the data bits and stop bits are sampled and validated in this same manner to prevent false framing. If there were any error(s), they are reported in the LSR register bits 2-4. Upon unloading the receive data byte from RHR, the receive FIFO pointer is bumped and the error tags are immediately updated to reflect the status of the data byte in RHR register. RHR can generate a receive data ready interrupt upon receiving a character or delay until it reaches the FIFO trigger level. Furthermore, data delivery to the host is guaranteed by a receive data ready time-out interrupt when data is not received for 4 word lengths as defined by LCR[1:0] plus 12 bits time. This is equivalent to 3.7-4.6 character times. The RHR interrupt is enabled by IER bit-0.


# 2.11.1 Receive Holding Register (RHR) - Read-Only

The Receive Holding Register is an 8-bit register that holds a receive data byte from the Receive Shift Register. It provides the receive data interface to the host processor. The RHR register is part of the receive FIFO of 128 bytes by 11-bits wide, the 3 extra bits are for the 3 error tags to be reported in LSR register. When the FIFO is enabled by FCR bit-0, the RHR contains the first data character received by the FIFO. After the RHR is read, the next character byte is loaded into the RHR and the errors associated with the current data byte are immediately updated in the LSR bits 2-4.










#### FIGURE 10. RECEIVER OPERATION IN FIFO AND AUTO RTS FLOW CONTROL MODE



# 2.12 Auto RTS (Hardware) Flow Control

Automatic RTS hardware flow control is used to prevent data overrun to the local receiver FIFO. The RTS# output is used to request remote unit to suspend/resume data transmission. The auto RTS flow control features is enabled to fit specific application requirement (see Figure 11):

- Enable auto RTS flow control using EFR bit-6.
- The auto RTS function must be started by asserting RTS output pin (MCR bit-1 to logic 1 after it is enabled).

With the Auto RTS function enabled, the RTS# output pin will not be de-asserted (HIGH) when the receive FIFO reaches the programmed trigger level, but will be de-asserted when the FIFO reaches the next trigger level (See Table 10). The RTS# output pin will be asserted (LOW) again after the FIFO is unloaded to the next trigger level below the programmed trigger level. However, even under these conditions, the 2850 will continue to accept data until the receive FIFO is full if the remote UART transmitter continues to send data.

• Enable RTS interrupt through IER bit-6 (after setting EFR bit-4). The UART issues an interrupt when the RTS# pin is de-asserted (HIGH) during Auto RTS flow control mode: ISR bit-5 will be set to logic 1.

#### 2.13 Auto RTS Hysteresis

The 2850 has a new feature that provides flow control trigger hysteresis while maintaining compatibility with the XR16C850, ST16C650A and ST16C550 family of UARTs. With the Auto RTS function enabled, an interrupt is generated when the receive FIFO reaches the programmed RX trigger level. The RTS# pin will not be forced HIGH (RTS off) until the receive FIFO reaches the upper limit of the hysteresis level. The RTS# pin will return LOW after the RX FIFO is unloaded to the lower limit of the hysteresis level. Under the above described conditions, the 2850 will continue to accept data until the receive FIFO gets full. The Auto RTS function is initiated when the RTS# output pin is asserted LOW (RTS On). Table 13 shows the complete details for the Auto RTS# Hysteresis levels. Please note that this table is for programmable trigger levels only (Table D). The hysteresis values for Tables A-C are the next higher and next lower trigger levels in the corresponding table.



# 2.14 Auto CTS Flow Control

Automatic CTS flow control is used to prevent data overrun to the remote receiver FIFO. The CTS# input is monitored to suspend/restart the local transmitter. The auto CTS flow control feature is selected to fit specific application requirement (see Figure 11):

• Enable auto CTS flow control using EFR bit-7.

With the Auto CTS function enabled, the UART will suspend transmission as soon as the stop bit of the character in the Transmit Shift Register has been shifted out. Transmission is resumed after the CTS# input is re-asserted (LOW), indicating more data may be sent.

• Enable CTS interrupt through IER bit-7 (after setting EFR bit-4). The UART issues an interrupt when the CTS# pin is de-asserted (HIGH) during Auto CTS flow control mode: ISR bit-5 will be set to 1.




FIGURE 11. AUTO RTS AND CTS FLOW CONTROL OPERATION

The local UART (UARTA) starts data transfer by asserting RTSA# (1). RTSA# is normally connected to CTSB# (2) of remote UART (UARTB). CTSB# allows its transmitter to send data (3). TXB data arrives and fills UARTA receive FIFO (4). When RXA data fills up to its receive FIFO trigger level, UARTA activates its RXA data ready interrupt (5) and continues to receive and put data into its FIFO. If interrupt service latency is long and data is not being unloaded, UARTA monitors its receive data fill level to match the upper threshold of RTS delay and de-assert RTSA# (6). CTSB# follows (7) and request UARTB transmitter to suspend data transfer. UARTB stops or finishes sending the data bits in its transmit shift register (8). When receive FIFO data in UARTA is unloaded to match the lower threshold of RTS delay (9), UARTA re-asserts RTSA# (10), CTSB# recognizes the change (11) and restarts its transmitter and data flow again until next receive FIFO trigger (12). This same event applies to the reverse direction when UARTA sends data to UARTB with RTSB# and CTSA# controlling the data flow.



REV. 2.1.3

# 2.15 Auto Xon/Xoff (Software) Flow Control

When software flow control is enabled (See Table 15), the 2850 compares one or two sequential receive data characters with the programmed Xon or Xoff-1,2 character value(s). If receive character(s) (RX) match the programmed values, the 2850 will halt transmission (TX) as soon as the current character has completed transmission. When a match occurs, the Xoff (if enabled via IER bit-5) flag will be set and the interrupt output pin will be activated. Following a suspension due to a match of the Xoff character, the 2850 will monitor the receive data stream for a match to the Xon-1,2 character. If a match is found, the 2850 will resume operation and clear the flags (ISR bit-4).

Reset initially sets the contents of the Xon/Xoff 8-bit flow control registers to a logic 0. Following reset, any desired Xon/Xoff value can be used for software flow control. Different conditions can be set to detect Xon/Xoff characters (See Table 15) and suspend/resume transmissions. When double 8-bit Xon/Xoff characters are selected, the 2850 compares two consecutive receive characters with two software flow control 8-bit values (Xon1, Xon2, Xoff1, Xoff2) and controls TX transmissions accordingly. Under the above described flow control mechanisms, flow control characters are not placed (stacked) in the user accessible RX data buffer or FIFO.

In the event that the receive buffer is overfilling and flow control needs to be executed, the 2850 automatically sends an Xoff message (when enabled) via the serial TX output to the remote modem. The 2850 sends the Xoff-1,2 characters two character times (= time taken to send two characters at the programmed baud rate) after the receive FIFO crosses the programmed trigger level (for all trigger tables A-D). To clear this condition, the 2850 will transmit the programmed Xon-1,2 characters as soon as receive FIFO is less than one trigger level below the programmed trigger level (for Trigger Tables A, B, and C) or when receive FIFO is less than the trigger level minus the hysteresis value (for Trigger Table D). This hysteresis value is the same as the Auto RTS Hysteresis value in Table 13. Table 6 below explains this when Trigger Table-B (See Table 10) is selected.

| RX TRIGGER LEVEL | INT PIN ACTIVATION | XOFF CHARACTER(S) SENT<br>(CHARACTERS IN RX FIFO) | Xon Character(s) Sent<br>(Characters in rx fifo) |
|------------------|--------------------|---|--|
| 8                | 8                  | 8*  | 0  |
| 16               | 16                 | 16*   | 8  |
| 24               | 24                 | 24*   | 16   |
| 28               | 28                 | 28*   | 24   |

# TABLE 6: AUTO XON/XOFF (SOFTWARE) FLOW CONTROL

\* After the trigger level is reached, an xoff character is sent after a short span of time (= time required to send 2 characters); for example, after 2.083ms has elapsed for 9600 baud and 10-bit word length setting.

# 2.16 Special Character Detect

A special character detect feature is provided to detect an 8-bit character when bit-5 is set in the Enhanced Feature Register (EFR). When this character (Xoff2) is detected, it will be placed in the FIFO along with normal incoming RX data.

The 2850 compares each incoming receive character with Xoff-2 data. If a match exists, the received data will be transferred to FIFO and ISR bit-4 will be set to indicate detection of special character. Although the Internal Register Table shows Xon, Xoff Registers with eight bits of character information, the actual number of bits is dependent on the programmed word length. Line Control Register (LCR) bits 0-1 defines the number of character bits, i.e., either 5 bits, 6 bits, 7 bits, or 8 bits. The word length selected by LCR bits 0-1 also determines the number of bits that will be used for the special character comparison. Bit-0 in the Xon, Xoff Registers corresponds with the LSB bit for the receive character.

# 2.17 Auto RS485 Half-duplex Control

The auto RS485 half-duplex direction control changes the behavior of the transmitter when enabled by FCTR bit-3. It de-asserts RTS# output (HIGH) following the last stop bit of the last character that has been transmitted. This helps in turning around the transceiver to receive the remote station's response. When the host is ready to transmit next polling data packet again, it only has to load data bytes to the transmit FIFO. The transmitter automatically re-asserts RTS# output (LOW) prior sending the data.



# 2.18 Infrared Mode

The 2850 UART includes the infrared encoder and decoder compatible to the IrDA (Infrared Data Association) version 1.0. The IrDA 1.0 standard that stipulates the infrared encoder sends out a 3/16 of a bit wide HIGH-pulse for each "0" bit in the transmit data stream. This signal encoding reduces the on-time of the infrared LED, hence reduces the power consumption. See Figure 12 below.

The infrared encoder and decoder are enabled by setting MCR register bit-6 to a '1'. When the infrared feature is enabled, the transmit data output, TX, idles at logic zero level. Likewise, the RX input assumes an idle level of logic zero from a reset and power up, see Figure 12.

Typically, the wireless infrared decoder receives the input pulse from the infrared sensing diode on the RX pin. Each time it senses a light pulse, it returns a logic 1 to the data bit stream. However, this is not true with some infrared modules on the market which indicate a logic 0 by a light pulse. So the 2850 has a provision to invert the input polarity to accomodate this. In this case user can enable FCTR bit-2 to invert the input signal.




FIGURE 12. INFRARED TRANSMIT DATA ENCODING AND RECEIVE DATA DECODING

# **XP EXAR** REV. 2.1.3

# 2.19 Sleep Mode with Auto Wake-Up

The 2850 supports low voltage system designs, hence, a sleep mode is included to reduce its power consumption when the chip is not actively used.

All of these conditions must be satisfied for the 2850 to enter sleep mode:

- no interrupts pending for both channels of the 2850 (ISR bit-0 = 1)
- sleep mode of both channels are enabled (IER bit-4 = 1)
- modem inputs are not toggling (MSR bits 0-3 = 0)
- RX input pin of both channels are idling at a logic 1

The 2850 stops its crystal oscillator to conserve power in the sleep mode. User can check the XTAL2 pin for no clock output as an indication that the device has entered the sleep mode.

- The 2850 resumes normal operation by any of the following:
  - a receive data start bit transition (HIGH to LOW)
  - a data byte is loaded to the transmitter, THR or FIFO
  - a change of logic state on any of the modem or general purpose serial inputs: CTS#, DSR#, CD#, RI#

If the 2850 is awakened by any one of the above conditions, it will return to the sleep mode automatically after all interrupting conditions have been serviced and cleared. If the 2850 is awakened by the modem inputs, a read to the MSR is required to reset the modem inputs. In any case, the sleep mode will not be entered while an interrupt is pending from channel A or B. The 2850 will stay in the sleep mode of operation until it is disabled by setting IER bit-4 to a logic 0.

If the address lines, data bus lines, IOW#, IOR#, CSA#, CSB#, and modem input lines remain steady when the 2850 is in sleep mode, the maximum current will be in the microamp range as specified in the DC Electrical Characteristics on page 38. If the input lines are floating or are toggling while the 2850 is in sleep mode, the current can be up to 100 times more. If any of those signals are toggling or floating, then an external buffer would be required to keep the address, data and control lines steady to achieve the low current.


A word of caution: owing to the starting up delay of the crystal oscillator after waking up from sleep mode, the first few receive characters may be lost. The number of characters lost during the restart also depends on your operating data rate. More characters are lost when operating at higher data rate. Also, it is important to keep RX A/B inputs idling HIGH or "marking" condition during sleep mode to avoid receiving a "break" condition upon the restart. This may occur when the external interface transceivers (RS-232, RS-485 or another type) are also put to sleep mode and cannot maintain the "marking" condition. To avoid this, the designer can use a 47k-100k ohm pull-up resistor on the RXA and RXB pins.



# 2.20 Internal Loopback

The 2850 UART provides an internal loopback capability for system diagnostic purposes. The internal loopback mode is enabled by setting MCR register bit-4 to logic 1. All regular UART functions operate normally. **Figure 13** shows how the modem port signals are re-configured. Transmit data from the transmit shift register output is internally routed to the receive shift register input allowing the system to receive the same data that it was sending. The TX pin is held HIGH or mark condition while RTS# and DTR# are de-asserted, and CTS#, DSR# CD# and RI# inputs are ignored. Caution: the RX input must be held HIGH during loopback test else upon exiting the loopback test the UART may detect and report a false "break" signal.





**XP EXAR** 

.

# 3.0 UART INTERNAL REGISTERS

Each of the UART channel in the 2850 has its own set of configuration registers selected by address lines A0, A1 and A2 with CSA# or CSB# selecting the channel. The complete register set is shown on Table 7 and Table 8.

| A2,A1,A0 ADDRESSES          | REGISTER   | READ/WRITE              | <u>COMMENTS</u>         |  |  |  |  |
|-----------------------------|--|-------------------------|-------------------------|--|--|--|--|
| 16C550 COMPATIBLE REGISTERS |  |                         |                         |  |  |  |  |
| 0 0 0                       | RHR - Receive Holding Register<br>THR - Transmit Holding Register            | Read-only<br>Write-only | LCR[7] = 0              |  |  |  |  |
| 0 0 0                       | DLL - Div Latch Low Byte   | Read/Write              |                         |  |  |  |  |
| 0 0 1                       | DLM - Div Latch High Byte  | Read/Write              | LCR[7] = 1, LCR ≠ 0xBF  |  |  |  |  |
| 0 0 0                       | DREV - Device Revision Code  | Read-only               | DLL, DLM = 0x00,        |  |  |  |  |
| 0 0 1                       | DVID - Device Identification Code  | Read-only               | LCR[7] = 1, LCR ≠ 0xBF  |  |  |  |  |
| 0 0 1                       | IER - Interrupt Enable Register  | Read/Write              |                         |  |  |  |  |
| 0 1 0                       | ISR - Interrupt Status Register<br>FCR - FIFO Control Register               | Read-only<br>Write-only | LCR[7] = 0              |  |  |  |  |
| 0 1 1                       | LCR - Line Control Register  | Read/Write              |                         |  |  |  |  |
| 1 0 0                       | MCR - Modem Control Register   | Read/Write              |                         |  |  |  |  |
| 1 0 1                       | LSR - Line Status Register<br>Reserved                                       | Read-only<br>Write-only | LCR[7] = 0              |  |  |  |  |
| 1 1 0                       | MSR - Modem Status Register<br>Reserved                                      | Read-only<br>Write-only |                         |  |  |  |  |
| 1 1 1                       | SPR - Scratch Pad Register   | Read/Write              | LCR[7] = 0, FCTR[6] = 0 |  |  |  |  |
| 1 1 1                       | FLVL - TX/RX FIFO Level Counter Register                                     | Read-only               | LCR[7] = 0, FCTR[6] = 1 |  |  |  |  |
| 1 1 1                       | EMSR - Enhanced Mode Select Register   | Write-only              |                         |  |  |  |  |
|                             | ENHANCED REGISTERS   |                         |                         |  |  |  |  |
| 0 0 0                       | TRG - TX/RX FIFO Trigger Level Reg<br>FC - TX/RX FIFO Level Counter Register | Write-only<br>Read-only |                         |  |  |  |  |
| 0 0 1                       | FCTR - Feature Control Reg   | Read/Write              |                         |  |  |  |  |
| 0 1 0                       | EFR - Enhanced Function Reg  | Read/Write              |                         |  |  |  |  |
| 1 0 0                       | Xon-1 - Xon Character 1  | Read/Write              | LCR = 0xBF              |  |  |  |  |
| 1 0 1                       | Xon-2 - Xon Character 2  | Read/Write              |                         |  |  |  |  |
| 1 1 0                       | Xoff-1 - Xoff Character 1  | Read/Write              |                         |  |  |  |  |
| 1 1 1                       | Xoff-2 - Xoff Character 2  | Read/Write              |                         |  |  |  |  |

# TABLE 7: UART CHANNEL A AND B UART INTERNAL REGISTERS



**XP EXAR** 

REV. 2.1.3

| ADDRESS<br>A2-A0            | Reg<br>Name | Read/<br>Write | Віт-7                        | Віт-6                        | Віт-5                         | Віт-4                         | Віт-3                          | Віт-2                               | Віт-1                         | Віт-0                        | COMMENT                 |
|-----------------------------|-------------|----------------|------------------------------|------------------------------|-------------------------------|-------------------------------|--------------------------------|-------------------------------------|-------------------------------|------------------------------|-------------------------|
| 16C550 Compatible Registers |             |                |                              |                              |                               |                               |                                |                                     |                               |                              |                         |
| 000                         | RHR         | RD             | Bit-7                        | Bit-6                        | Bit-5                         | Bit-4                         | Bit-3                          | Bit-2                               | Bit-1                         | Bit-0                        |                         |
| 000                         | THR         | WR             | Bit-7                        | Bit-6                        | Bit-5                         | Bit-4                         | Bit-3                          | Bit-2                               | Bit-1                         | Bit-0                        |                         |
| 001                         | IER         | RD/WR          | 0/<br>CTS#<br>Int.<br>Enable | 0/<br>RTS#<br>Int.<br>Enable | 0/<br>Xoff Int<br>Enable      | 0/<br>Sleep<br>Mode<br>Enable | Modem<br>Status Int.<br>Enable | RXLine<br>Status-<br>Int.<br>Enable | TX<br>Empty<br>Int.<br>Enable | RX<br>Data<br>Int.<br>Enable |                         |
| 010                         | ISR         | RD             | FIFOs<br>Enabled             | FIFOs<br>Enabled             | 0/<br>INT<br>Source<br>Bit-5  | 0/<br>INT<br>Source<br>Bit-4  | INT<br>Source<br>Bit-3         | INT<br>Source<br>Bit-2              | INT<br>Source<br>Bit-1        | INT<br>Source<br>Bit-0       | LCR[7] = 0              |
| 010                         | FCR         | WR             | RXFIFO<br>Trigger            | RXFIFO<br>Trigger            | 0/<br>TXFIFO<br>Trigger       | 0/<br>TXFIFO<br>Trigger       | DMA<br>Mode<br>Enable          | TX<br>FIFO<br>Reset                 | RX<br>FIFO<br>Reset           | FIFOs<br>Enable              |                         |
| 011                         | LCR         | RD/WR          | Divisor<br>Enable            | Set TX<br>Break              | Set<br>Parity                 | Even<br>Parity                | Parity<br>Enable               | Stop<br>Bits                        | Word<br>Length<br>Bit-1       | Word<br>Length<br>Bit-0      |                         |
| 100                         | MCR         | RD/WR          | 0/<br>BRG<br>Pres-<br>caler  | 0/<br>IR Mode<br>ENable      | 0/<br>XonAny                  | Internal<br>Lopback<br>Enable | OP2#/INT<br>Output<br>Enable   | Rsvd<br>(OP1#)                      | RTS#<br>Output<br>Control     | DTR#<br>Output<br>Control    |                         |
| 101                         | LSR         | RD             | RX FIFO<br>Global<br>Error   | THR &<br>TSR<br>Empty        | THR<br>Empty                  | RX<br>Break                   | RX Fram-<br>ing Error          | RX<br>Parity<br>Error               | RX<br>Over-<br>run<br>Error   | RX<br>Data<br>Ready          | LCR[7] = 0              |
| 110                         | MSR         | RD             | CD#<br>Input                 | RI#<br>Input                 | DSR#<br>Input                 | CTS#<br>Input                 | Delta<br>CD#                   | Delta<br>RI#                        | Delta<br>DSR#                 | Delta<br>CTS#                |                         |
| 111                         | SPR         | RD/WR          | Bit-7                        | Bit-6                        | Bit-5                         | Bit-4                         | Bit-3                          | Bit-2                               | Bit-1                         | Bit-0                        | LCR[7] = 0<br>FCTR[6]=0 |
| 111                         | EMSR        | WR             | Rsvd                         | Rsvd                         | Auto<br>RTS<br>Hyst.<br>bit-3 | Auto<br>RTS<br>Hyst.<br>bit-2 | Rsvd                           | Rsvd                                | Rx/Tx<br>FIFO<br>Count        | Rx/Tx<br>FIFO<br>Count       | LCR[7] = 0<br>FCTR[6]=1 |
| 111                         | FLVL        | RD             | Bit-7                        | Bit-6                        | Bit-5                         | Bit-4                         | Bit-3                          | Bit-2                               | Bit-1                         | Bit-0                        |                         |
| Baud Rate Generator Divisor |             |                |                              |                              |                               |                               |                                |                                     |                               |                              |                         |
| 000                         | DLL         | RD/WR          | Bit-7                        | Bit-6                        | Bit-5                         | Bit-4                         | Bit-3                          | Bit-2                               | Bit-1                         | Bit-0                        | LCR[7] = 1              |
| 001                         | DLM         | RD/WR          | Bit-7                        | Bit-6                        | Bit-5                         | Bit-4                         | Bit-3                          | Bit-2                               | Bit-1                         | Bit-0                        | LCR ≠ 0xBF              |

**XP EXAR** REV. 2.1.3

# XR16C2850 2.97V TO 5.5V DUAL UART WITH 128-BYTE FIFOS

#### TABLE 8: INTERNAL REGISTERS DESCRIPTION. SHADED BITS ARE ENABLED WHEN EFR BIT-4=1

| Address<br>A2-A0 | Reg<br>Name        | Read/<br>Write | Віт-7                 | Віт-6                 | Віт-5                     | Віт-4   | Віт-3                                  | Віт-2                                  | Віт-1                                  | Віт-0                                  | COMMENT                          |
|------------------|--------------------|----------------|-----------------------|-----------------------|---------------------------|---|--|--|--|--|----------------------------------|
| 000              | DREV               | RD             | Bit-7                 | Bit-6                 | Bit-5                     | Bit-4   | Bit-3                                  | Bit-2                                  | Bit-1                                  | Bit-0                                  | LCR[7] = 1                       |
| 001              | DVID               | RD             | 0                     | 0                     | 0                         | 1   | 0                                      | 0                                      | 1                                      | 0                                      | LCR≠0xBF<br>DLL=0x00<br>DLM=0x00 |
|                  | Enhanced Registers |                |                       |                       |                           |   |  |  |  |  |                                  |
| 000              | TRG                | WR             | Bit-7                 | Bit-6                 | Bit-5                     | Bit-4   | Bit-3                                  | Bit-2                                  | Bit-1                                  | Bit-0                                  |                                  |
| 000              | FC                 | RD             | Bit-7                 | Bit-6                 | Bit-5                     | Bit-4   | Bit-3                                  | Bit-2                                  | Bit-1                                  | Bit-0                                  |                                  |
| 001              | FCTR               | RD/WR          | RX/TX<br>Mode         | SCPAD<br>Swap         | Trig<br>Table<br>Bit-1    | Trig<br>Table<br>Bit-0                                      | Auto<br>RS485<br>Direction<br>Control  | RX IR<br>Input<br>Inv.                 | Auto<br>RTS<br>Hyst<br>Bit-1           | Auto<br>RTS<br>Hyst<br>Bit-0           |                                  |
| 010              | EFR                | RD/WR          | Auto<br>CTS<br>Enable | Auto<br>RTS<br>Enable | Special<br>Char<br>Select | Enable<br>IER [7:4],<br>ISR [5:4],<br>FCR[5:4],<br>MCR[7:5] | Soft-<br>ware<br>Flow<br>Cntl<br>Bit-3 | Soft-<br>ware<br>Flow<br>Cntl<br>Bit-2 | Soft-<br>ware<br>Flow<br>Cntl<br>Bit-1 | Soft-<br>ware<br>Flow<br>Cntl<br>Bit-0 | LCR=0xBF                         |
| 100              | XON1               | RD/WR          | Bit-7                 | Bit-6                 | Bit-5                     | Bit-4   | Bit-3                                  | Bit-2                                  | Bit-1                                  | Bit-0                                  |                                  |
| 101              | XON2               | RD/WR          | Bit-7                 | Bit-6                 | Bit-5                     | Bit-4   | Bit-3                                  | Bit-2                                  | Bit-1                                  | Bit-0                                  |                                  |
| 110              | XOFF1              | RD/WR          | Bit-7                 | Bit-6                 | Bit-5                     | Bit-4   | Bit-3                                  | Bit-2                                  | Bit-1                                  | Bit-0                                  |                                  |
| 111              | XOFF2              | RD/WR          | Bit-7                 | Bit-6                 | Bit-5                     | Bit-4   | Bit-3                                  | Bit-2                                  | Bit-1                                  | Bit-0                                  |                                  |

# 4.0 INTERNAL REGISTER DESCRIPTIONS

#### 4.1 Receive Holding Register (RHR) - Read- Only

**SEE"RECEIVER" ON PAGE 14.** 

# 4.2 Transmit Holding Register (THR) - Write-Only

**SEE"TRANSMITTER" ON PAGE 12.** 

#### 4.3 Interrupt Enable Register (IER) - Read/Write

The Interrupt Enable Register (IER) masks the interrupts from receive data ready, transmit empty, line status and modem status registers. These interrupts are reported in the Interrupt Status Register (ISR).

#### 4.3.1 IER versus Receive FIFO Interrupt Mode Operation

When the receive FIFO (FCR BIT-0 = 1) and receive interrupts (IER BIT-0 = 1) are enabled, the RHR interrupts (see ISR bits 2 and 3) status will reflect the following:

- **A.** The receive data available interrupts are issued to the host when the FIFO has reached the programmed trigger level. It will be cleared when the FIFO drops below the programmed trigger level.
- **B.** FIFO level will be reflected in the ISR register when the FIFO trigger level is reached. Both the ISR register status bit and the interrupt will be cleared when the FIFO drops below the trigger level.
- **C.** The receive data ready bit (LSR BIT-0) is set as soon as a character is transferred from the shift register to the receive FIFO. It is reset when the FIFO is empty.



# 4.3.2 IER versus Receive/Transmit FIFO Polled Mode Operation

When FCR BIT-0 equals a logic 1 for FIFO enable; resetting IER bits 0-3 enables the XR16C2850 in the FIFO polled mode of operation. Since the receiver and transmitter have separate bits in the LSR either or both can be used in the polled mode by selecting respective transmit or receive control bit(s).

- A. LSR BIT-0 indicates there is data in RHR or RX FIFO.
- **B.** LSR BIT-1 indicates an overrun error has occurred and that data in the FIFO may not be valid.
- C. LSR BIT 2-4 provides the type of receive data errors encountered for the data byte in RHR, if any.
- D. LSR BIT-5 indicates THR is empty.
- E. LSR BIT-6 indicates when both the transmit FIFO and TSR are empty.
- F. LSR BIT-7 indicates a data error in at least one character in the RX FIFO.

# IER[0]: RHR Interrupt Enable

The receive data ready interrupt will be issued when RHR has a data character in the non-FIFO mode or when the receive FIFO has reached the programmed trigger level in the FIFO mode.

- Logic 0 = Disable the receive data ready interrupt (default).
- Logic 1 = Enable the receiver data ready interrupt.

# IER[1]: THR Interrupt Enable

This bit enables the Transmit Ready interrupt which is issued whenever the THR becomes empty in the non-FIFO mode or when data in the FIFO falls below the programmed trigger level in the FIFO mode. If the THR is empty when this bit is enabled, an interrupt will be generated.

- Logic 0 = Disable Transmit Ready interrupt (default).
- Logic 1 = Enable Transmit Ready interrupt.

# IER[2]: Receive Line Status Interrupt Enable

If any of the LSR register bits 1, 2, 3 or 4 is a logic 1, it will generate an interrupt to inform the host controller about the error status of the current data byte in FIFO. LSR bits 1-4 generate an interrupt immediately when the character has been received.

- Logic 0 = Disable the receiver line status interrupt (default).
- Logic 1 = Enable the receiver line status interrupt.

#### IER[3]: Modem Status Interrupt Enable

- Logic 0 = Disable the modem status register interrupt (default).
- Logic 1 = Enable the modem status register interrupt.

# IER[4]: Sleep Mode Enable (requires EFR bit-4 = 1)

- Logic 0 = Disable Sleep Mode (default).
- Logic 1 = Enable Sleep Mode. See Sleep Mode section for complete details.

# IER[5]: Xoff Interrupt Enable (requires EFR bit-4=1)

- Logic 0 = Disable the software flow control, receive Xoff interrupt (default).
- Logic 1 = Enable the software flow control, receive Xoff interrupt. See Software Flow Control section for details.

#### IER[6]: RTS# Output Interrupt Enable (requires EFR bit-4=1)

- Logic 0 = Disable the RTS# interrupt (default).
- Logic 1 = Enable the RTS# interrupt. The UART issues an interrupt when the RTS# pin makes a transition from LOW to HIGH.



# IER[7]: CTS# Input Interrupt Enable (requires EFR bit-4=1)

- Logic 0 = Disable the CTS# interrupt (default).
- Logic 1 = Enable the CTS# interrupt. The UART issues an interrupt when CTS# pin makes a transition from LOW to HIGH.

# 4.4 Interrupt Status Register (ISR) - Read-Only

The UART provides multiple levels of prioritized interrupts to minimize external software interaction. The Interrupt Status Register (ISR) provides the user with six interrupt status bits. Performing a read cycle on the ISR will give the user the current highest pending interrupt level to be serviced, others are queued up to be serviced next. No other interrupts are acknowledged until the pending interrupt is serviced. The Interrupt Source Table, Table 9, shows the data values (bit 0-5) for the interrupt priority levels and the interrupt sources associated with each of these interrupt levels.

#### 4.4.1 Interrupt Generation:

- LSR is by any of the LSR bits 1, 2, 3 and 4.
- RXRDY is by RX trigger level.
- RXRDY Time-out is by a 4-char plus 12 bits delay timer.
- TXRDY is by TX trigger level or TX FIFO empty (or transmitter empty in auto RS-485 control).
- MSR is by any of the MSR bits 0, 1, 2 and 3.
- Receive Xoff/Special character is by detection of a Xoff or Special character.
- CTS# is when its transmitter toggles the input pin (from LOW to HIGH) during auto CTS flow control enabled by EFR bit-7.
- RTS# is when its receiver toggles the output pin (from LOW to HIGH) during auto RTS flow control enabled by EFR bit-6.

#### 4.4.2 Interrupt Clearing:

- LSR interrupt is cleared by a read to the LSR register.
- RXRDY interrupt is cleared by reading data until FIFO falls below the trigger level.
- RXRDY Time-out interrupt is cleared by reading RHR.
- TXRDY interrupt is cleared by a read to the ISR register or writing to THR.
- MSR interrupt is cleared by a read to the MSR register.
- Xoff interrupt is cleared by a read to ISR or when Xon character(s) is received.
- Special character interrupt is cleared by a read to ISR or after the next character is received.
- RTS# and CTS# flow control interrupts are cleared by a read to the MSR register.

| PRIORITY |       | ISI   | R REGISTI | ER STATU | s Bits | SOURCE OF INTERRUPT |  |
|----------|-------|-------|-----------|----------|--------|---------------------|--|
| LEVEL    | Віт-5 | Віт-4 | Віт-3     | Віт-2    | Віт-1  | Віт-0               |  |
| 1        | 0     | 0     | 0         | 1        | 1      | 0                   | LSR (Receiver Line Status Register)        |
| 2        | 0     | 0     | 1         | 1        | 0      | 0                   | RXRDY (Receive Data Time-out)              |
| 3        | 0     | 0     | 0         | 1        | 0      | 0                   | RXRDY (Received Data Ready)                |
| 4        | 0     | 0     | 0         | 0        | 1      | 0                   | TXRDY (Transmit Ready)                     |
| 5        | 0     | 0     | 0         | 0        | 0      | 0                   | MSR (Modem Status Register)                |
| 6        | 0     | 1     | 0         | 0        | 0      | 0                   | RXRDY (Received Xoff or Special character) |

#### TABLE 9: INTERRUPT SOURCE AND PRIORITY LEVEL