## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

Universal PMIC 3-Output Programmable Buck Regulator

## Description

The XR77103 features three synchronous wide input range high efficiency buck converters. Each converter is digitally programmable requiring minimal external components thus providing the smallest size solution possible.

The converters can operate in $5 \mathrm{~V}, 9 \mathrm{~V}$, and 12 V systems and have integrated power switches. The output voltage of each converter can be adjusted by programming the values in the $\mathrm{V}_{\text {OUt }}$ setting registers through $I^{2} \mathrm{C}$ interface. The adjustable range is 0.8 to 6 V with 50 mV resolution. The output voltage also can be set externally using an external resistor divider. Output sequence among the outputs, soft-start time and the peak inductor current limit are also set through $I^{2} \mathrm{C}$.
The switching frequency of the converters can either be set with $I^{2} \mathrm{C}$ or can be synchronized to an external clock connected to SYNC pin if needed. The switching regulators are designed to operate from 300 kHz to 2.2 MHz . Each converter operates in phase or out-of-phase according to the value in the phase setting register. This can minimize the input filter requirements.

XR77103 features a supervisor circuit that monitors each converter output. PGOOD pin is asserted once sequencing is done, all outputs are reported in regulation, and the reset timer expires. The polarity of the signal is active high.

XR77103 also features a light load pulse skipping mode (PSM). It is set through $I^{2} \mathrm{C}$. The PSM mode allows for a reduction on the input power supplied to the system when the host processor is in stand-by (low activity) mode.

## FEATURES

- 4.5 V to 14 V wide input supply voltage range
- Built-In MOSFET and synchronous rectifier
- ${ }^{2} \mathrm{C}$ programmable supplies
- Output voltage (0.8 to 6V)
- Power on sequence
- Soft-start timing
- Switching frequency $(300 \mathrm{kHz}$ to 2.2MHz)
- Individual current limit
- Optional power saving mode at light loads
- Non volatile memory (NVM) with up to 10,000 times write operation
- 0.8 V , high accuracy reference ( $1 \%$ )
- Current-mode control with simple compensation circuit
- External synchronization
- Power good
- Protection
- Thermal shutdown
- Overvoltage transient protection
- Overcurrent protection
- 32-pin 4mm x 4mm TQFN package

APPLICATIONS

- FPGA and DSP supplies
- Video processor supplies
- Applications processor power


## Typical Application



Figure 1. Typical Application

## Absolute Maximum Ratings

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to any absolute maximum rating condition for extended periods may affect device reliability and lifetime.
$\mathrm{V}_{\mathrm{IN} 1}, \mathrm{~V}_{\mathrm{IN} 2}, \mathrm{~V}_{\mathrm{IN} 3}$, LX1, LX2, LX3. -0.3 V to 18 V

VL, EN, SCL, SDA, nWR, A0, $\mathrm{V}_{\mathrm{Cc}} \ldots \ldots . . . . . . . . . . . . .-0.3 \mathrm{~V}$ to 7 V
PGOOD, SYNC $\qquad$ -0.3 V to 7 V

BST\# to LX\# -0.3V to 7V
AGND, DGND to GND.................................... -0.3V to 0.3V
Storage temperature.................................. $-65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
Junction temperature $150^{\circ} \mathrm{C}$
Power dissipation $\qquad$ Internally Limited
Lead temperature (soldering, 10 seconds) $\qquad$ $260^{\circ} \mathrm{C}$

CDM .700V
ESD rating (HBM - human body model) ....................... 2 kV

## Operating Conditions

VIN ..................................................................4.5V to 14V
$\mathrm{V}_{\mathrm{CC}} . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4 .5 V ~ t o ~ 5.5 V ~$
LX\# ...............................................................-0.3V to 14V ${ }^{(1)}$
Junction temperature range ( $\mathrm{T}_{\mathrm{J}}$ )................. $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ XR77103 package power dissipation max at $25^{\circ} \mathrm{C}$.....3.4W XR77103 thermal resistance $\theta_{J A}$ $30^{\circ} \mathrm{C} / \mathrm{W}$ NOTE:

1. LX\# pins' DC range is from -0.3 V , transient -1 V for less than 10 ns .

## Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{CC}}, \mathrm{f}_{\mathrm{SW}}=1 \mathrm{MHz}$, unless otherwise specified. Limits applying over the full operating temperature range are denoted by a $\bullet$.

| Symbol | Parameter | Conditions | - | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply Characteristics |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {IN }}$ | Input voltage range |  | - | 5.5 |  | 14 | V |
| $\mathrm{V}_{\text {IN }}$ | Input voltage range | VCC tied to VIN for $\mathrm{V}_{\text {IN }}=5 \mathrm{~V}$ | - | 4.5 |  | 5.5 | V |
| V UVLO | UVLO threshold | $\mathrm{UV}=0, \mathrm{~V}_{\text {IN }}$ rising/falling |  |  | 4.22/4.1 |  | V |
|  |  | $\mathrm{UV}=1, \mathrm{~V}_{\text {IN }}$ rising/falling |  |  | 7/6.88 |  |  |
| UVLO ${ }_{\text {DEGLITCH }}$ | UVLO deglitch | Rising/falling |  |  | 110 |  | $\mu \mathrm{s}$ |
| $\mathrm{IVIN}^{\text {a }}$ | $\mathrm{V}_{\text {IN }}$ supply current | EN = GND |  |  | 250 |  | $\mu \mathrm{A}$ |
| IVINQ |  | EN = high, no load, CCM <br> EN = high, no load, PSM |  |  | 36 |  | mA |
| IVINQ_LP |  |  |  |  | 2.6 |  | mA |
| Internal Supply Voltage |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CC }}$ | Internal biasing supply | $\mathrm{I}_{\text {LOAD }}=0 \mathrm{~mA}$ | - | 4.9 | 5 | 5.1 | V |
| Ivcc | Internal biasing supply current | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ | - |  |  | 10 | mA |
| $\mathrm{V}_{\text {UVLO }}$ | UVLO threshold for $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{CC}}$ rising |  |  | 3.8 |  | V |
|  |  | $\mathrm{V}_{\mathrm{CC}}$ falling |  |  | 3.6 |  | V |
| UVLO ${ }_{\text {DEGLITCH }}$ | UVLO deglitch for $\mathrm{V}_{\mathrm{CC}}$ | Falling edge |  |  | 110 |  | $\mu \mathrm{s}$ |

## Electrical Characteristics (Continued)

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{CC}}, \mathrm{f}_{\mathrm{SW}}=1 \mathrm{MHz}$, unless otherwise specified. Limits applying over the full operating temperature range are denoted by a $\bullet$.

| Symbol | Parameter | Conditions | - | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Protections |  |  |  |  |  |  |  |
| $\mathrm{T}_{\text {SD }}$ | Thermal shutdown temperature | Temperature rising, Non-latch off. $\mathrm{T}_{\text {SD }}$ release threshold, temperature $=\mathrm{T}_{\mathrm{SD}}-\mathrm{HY}_{\mathrm{TSD}}$ |  |  | 160 |  | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{HY}_{\text {TSD }}$ | Thermal shutdown hysteresis |  |  |  | 20 |  | ${ }^{\circ} \mathrm{C}$ |
| TSD_DEGLITCH | Thermal shutdown deglitch |  |  |  | 110 |  | $\mu \mathrm{s}$ |
| Vovbuck | Threshold voltage for buck overvoltage | Output rising (HS FET will be forced off) |  |  | 109 |  | \% |
|  |  | Output falling (HS FET will be allowed to switch) |  |  | 107 |  | \% |
| Buck Converter |  |  |  |  |  |  |  |
| $\mathrm{f}_{\text {Sw }}$ | Switching frequency | $\mathrm{I}^{2} \mathrm{C}$ control | - | 0.3 |  | 2.2 | MHz |
| V OUTx | Output voltage range |  | - | 0.8 |  | 6 | V |
|  | Output voltage resolution |  |  |  | 0.05 |  | V |
|  | Adjustable soft-start period range |  | - | 0.5 |  | 4 | ms |
| ILIMx | Peak inductor current limit range |  | - | 1 |  | 4 | A |
| ILIMx | Peak inductor current limit accuracy | Peak inductor current limit set at 3 A | - | 25 |  | 25 | \% |
| RON_HSx | HS switch on-resistance | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ |  |  | 200 |  | $\mathrm{m} \Omega$ |
| Ron_Ls1 | LS switch on-resistance of Buck1 | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ |  |  | 60 |  | $\mathrm{m} \Omega$ |
| RON_LS2/3 | LS switch on-resistance of Buck2/3 | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ |  |  | 80 |  | $\mathrm{m} \Omega$ |
| Io | Output current capability | Continuous loading |  |  | $2^{(1)}$ |  | A |
| $\mathrm{D}_{\text {MAX }}$ | Maximum duty cycle |  |  |  | 95 |  | \% |
| ton min | Minimum on time |  |  |  | 120 |  | ns |
|  | Line regulation ( $\Delta \mathrm{V}_{\mathrm{OX}} / \Delta \mathrm{V}_{\text {INX }}$ ) | $\mathrm{V}_{\mathrm{INX}}=5.5$ to $14 \mathrm{~V}, \mathrm{I}_{\mathrm{OX}}=1 \mathrm{~A}$ |  |  | 0.5 |  | \% $\mathrm{V}_{0}$ |
|  | Load regulation ( $\Delta \mathrm{V}_{\mathrm{OX}} / \Delta \mathrm{l}_{\mathrm{OX}}$ ) | $\mathrm{l}_{\mathrm{O}}=10$ to $90 \%$, l O $=$ MAX |  |  | 0.5 |  | \%Vo/A |
|  | Output voltage accuracy | $\mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$ | - | -1 | Normal | 1 | \% |
|  |  | $5.5 \mathrm{~V} \leq \mathrm{V}_{\text {IN }} \leq 14 \mathrm{~V}$ | - | -2 | Normal | 2 |  |
| SYNC Range | Synchronization range |  | - | $\mathrm{f}_{\text {SW }}+5 \%$ |  | 2.31 | MHz |
| SYNC ${ }_{\text {D_MIN }}$ | Synchronization signal minimum duty cycle |  | - | 40 |  |  | \% |
| SYNC ${ }_{\text {D_MAX }}$ | Synchronization signal maximum duty cycle |  | - |  |  | 60 | \% |

## NOTE:

1. Subject to thermal derating. Design must not exceed the package thermal rating.

## Electrical Characteristics (Continued)

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{CC}}, \mathrm{f}_{\mathrm{SW}}=1 \mathrm{MHz}$, unless otherwise specified. Limits applying over the full operating temperature range are denoted by a $\bullet$.

| Symbol | Parameter | Conditions | - | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Power Good Reset Generator |  |  |  |  |  |  |  |
| Vuvbuck | Threshold voltage for buck under voltage | Output falling, (disabled after ton_hiccup) |  |  | 85 |  | \% |
|  |  | Output rising, (PG will be asserted) |  |  | 90 |  |  |
| tPG_DEGLITCH | Deglitch time | Rising and falling |  |  | 11 |  | ms |
| ton_HICCUP | Hiccup mode on time | VuvBuckx asserted |  |  | 12 |  | ms |
| toFF_HICCUP | Hiccup mode off time | Once toff_hiccup elapses, all converters will start up again |  |  | 15 |  | ms |
| $t_{\text {RP }}$ | Minimum reset period |  |  |  | 1 |  | s |
| $\mathrm{R}_{\mathrm{PG}}$ | Power good pull-down on resistance |  |  |  | 14 | 50 | $\Omega$ |
| Input Threshold (SDA, SCL, nWR, A0) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input threshold high | $\mathrm{V}_{\text {INPUT }}$ rising, $\mathrm{V}_{\mathrm{L}}=3.3 \mathrm{~V}$ | - | 1.52 |  | 1.83 | V |
| VIL | Input threshold low | $\mathrm{V}_{\text {INPUT }}$ falling, $\mathrm{V}_{\mathrm{L}}=3.3 \mathrm{~V}$ | - | 0.98 |  | 1.24 | V |
|  | A0, nWR pull up resistor |  |  |  | 100 |  | $k \Omega$ |
| Input Threshold (SYNC, EN) |  |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | Input threshold high | $\mathrm{V}_{\text {INPUT }}$ rising | - | 2.07 |  | 2.53 | V |
| $\mathrm{V}_{\text {IL }}$ | Input threshold low | $\mathrm{V}_{\text {INPUT }}$ falling | $\bullet$ | 1.36 |  | 1.67 | V |

## Electrical Characteristics (Continued)

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}, \mathrm{EN}=\mathrm{V}_{\mathrm{CC}}, \mathrm{f}_{\mathrm{SW}}=1 \mathrm{MHz}$, unless otherwise specified. Limits applying over the full operating temperature range are denoted by a $\bullet$.


Figure 2. $1^{2} \mathrm{C}$ Bus Timing Diagram

## Pin Configuration



## Pin Functions

| Pin Number | Pin Name | Description |
| :---: | :---: | :---: |
| 1 | VOUT3 | Buck 3 output sense pin. |
| 2 | COMP3 | Compensation pin for Buck 3. Connect a series RC circuit to this pin for compensation. |
| 3 | AO | $I^{2} \mathrm{C}$ address select pin. A0 is internally pulled HIGH through a $100 \mathrm{k} \Omega$ pull up resistor. |
| 4 | VIN ${ }^{(1)}$ | IC supply pin. Connect a capacitor as close as possible to this pin and AGND. |
| 5 | GND | Ground. |
| 6 | VCC | Internal supply. Connect a ceramic capacitor from this pin to AGND. VCC tied to VIN for VIN $=5 \mathrm{~V}$ |
| 7 | COMP1 | Compensation pin for Buck 1. Connect a series RC circuit to this pin for compensation. |
| 8 | VOUT1 | Buck 1 output sense pin. |
| 9 | BST1 | Bootstrap capacitor for Buck 1. Connect a bootstrap capacitor from this pin to LX1. |
| 10 | VIN1 ${ }^{(1)}$ | Input supply for Buck 1. Connect a capacitor as close as possible to this pin and PGND. |
| 11 | LX1 | Switching node for Buck 1. |
| 12 | LX1 | Switching node for Buck 1. |
| 13 | LX2 | Switching node for Buck 2. |
| 14 | LX2 | Switching node for Buck 2. |
| 15 | VIN2 ${ }^{(1)}$ | Input supply for Buck 2. Connect a capacitor as close as possible to this pin and PGND. |
| 16 | BST2 | Bootstrap capacitor for Buck 2. Connect a bootstrap capacitor from this pin to LX2. |
| 17 | VOUT2 | Buck 2 output sense pin. |
| 18 | COMP2 | Compensation pin for Buck 2. Connect a series RC circuit to this pin for compensation. |
| 19 | DGND | Digital ground. |
| 20 | nWR | Write protection input for NVM. The data can be written to NVM when this pin is low. This pin is internally pulled high through $100 \mathrm{k} \Omega$ pull up resistance. |

## NOTE:

1. VIN, VIN1, VIN2, and VIN3 must be tied together.

## Pin Functions (Continued)

| Pin Number | Pin Name | Description |
| :---: | :---: | :--- |
| 21 | SDA | Data I/O pin for $I^{2} C$ serial interface. |
| 22 | SCL | Clock input pin for I ${ }^{2}$ C serial interface. |
| 23 | VL | Supply pin for $I^{2} C$ interface. Supply 3.3V typically for $I^{2} C$ communication. This pin can be left floating if the ${ }^{2}$ ² <br> interface is not used. |
| 24 | PGOOD | Power good output. Open drain output asserted after all converters are sequenced and within regulation. |
| 25 | SYNC | External clock input pin. Connect to AGND when unused. |
| 26 | EN | Enable control input. Set EN high to enable converters. |
| 27 | AGND | Analog ground. |
| 28 | VIN ${ }^{(1)}$ | IC supply pin. Connect a capacitor as close as possible to this pin and AGND. |
| 29 | LX3 | Switching node for Buck 3. |
| 30 | LX3 | Switching node for Buck 3. |
| 31 | VIN3 ${ }^{(1)}$ | Input supply for Buck 3. Connect a capacitor as close as possible to this pin and PGND. |
| 32 | BST3 | Bootstrap capacitor for Buck 3. Connect a bootstrap capacitor from this pin to LX3. |
| - | e-PAD | Power ground (PGND). |

note:

1. VIN, VIN1, VIN2, and VIN3 must be tied together.

## Typical Performance Characteristics

All data taken at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.


Figure 3. Load Regulation $12 \mathrm{~V}_{\mathrm{IN}}$, $3.3 \mathrm{~V}_{\text {OUT }}, \mathrm{f}_{\text {SW }}=1 \mathrm{MHz}$


Figure $5.12 \mathrm{~V}_{\mathrm{IN}}, 3.3 \mathrm{~V}_{\text {Out }}, \mathrm{f}_{\mathrm{Sw}}=500 \mathrm{kHz}$ Transient Response, 0.5 A to 1.0 A


Figure 7. $12 \mathrm{~V}_{\mathrm{IN}}, 5.0 \mathrm{~V}_{\text {OUT }}, \mathrm{f}_{\mathrm{SW}}=1 \mathrm{MHz}$ Transient Response, 0.5 A to 1.0 A


Figure 4. Power-up Sequence with Delay


Figure $6.5 \mathrm{~V}_{\mathrm{IN}}, 1.8 \mathrm{~V}_{\text {OUT }}, \mathrm{f}_{\mathrm{SW}}=500 \mathrm{kHz}$ Transient Response, 0.5 A to 1.0 A


Figure $8.5 \mathrm{~V}_{\text {IN }}, 3.3 \mathrm{~V}_{\text {OUT }}$, $\mathrm{f}_{\mathrm{Sw}}=1 \mathrm{MHz}$ Transient Response, 0.5 A to 1.0 A

## Typical Performance Characteristics (Continued)

Efficiency
$\mathrm{f}_{\mathrm{Sw}}=500 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, no airflow, only individual channel operating, inductor losses are included.


Figure 9. Efficiency Channel 1, $12 \mathrm{~V}_{\text {IN }} 3.3 \mathrm{~V}_{\text {OUT }}$


Figure 11. Efficiency Channel 2, $12 \mathrm{~V}_{\text {IN }} 1.8 \mathrm{~V}_{\text {OUT }}$


Figure 13. Efficiency Channel 3, $12 \mathrm{~V}_{\text {IN }} 1.2 \mathrm{~V}_{\text {OUT }}$


Figure 10. Efficiency Channel 1, $5 \mathrm{~V}_{\text {IN }} 3.3 \mathrm{~V}_{\text {OUT }}$


Figure 12. Efficiency Channel 2, $5 \mathrm{~V}_{\text {IN }} 1.8 \mathrm{~V}_{\text {OUT }}$


Figure 14. Efficiency Channel 3, $5 \mathrm{~V}_{\text {IN }} 1.2 \mathrm{~V}_{\text {OUT }}$

## Typical Performance Characteristics (Continued)

Efficiency
$f_{S W}=1 \mathrm{MHz}, T_{A}=25^{\circ} \mathrm{C}$, no airflow, only individual channel operating, inductor losses are included.


Figure 15. Efficiency Channel 1,
$12 \mathrm{~V}_{\text {IN }} 3.3 \mathrm{~V}_{\text {OUT }}$


Figure 17. Efficiency Channel 2, $12 \mathrm{~V}_{\text {IN }} 1.8 \mathrm{~V}_{\text {OUT }}$


Figure 19. Efficiency Channel 3,
$12 \mathrm{~V}_{\text {IN }} 2.5 \mathrm{~V}_{\text {OUT }}$


Figure 16. Efficiency Channel 1, $5 \mathrm{~V}_{\text {IN }} 3.3 \mathrm{~V}_{\text {OUT }}$


Figure 18. Efficiency Channel 2,
$5 \mathrm{~V}_{\text {IN }} 1.8 \mathrm{~V}_{\text {OUT }}$


Figure 20. Efficiency Channel 3,
$5 \mathrm{~V}_{\text {IN }} 1.2 \mathrm{~V}_{\text {OUT }}$

## Typical Performance Characteristics (Continued)

Thermal Characteristics


Figure 21. Package Thermal Derating


Figure 23. Channel 2 Power Loss at $\mathrm{f}_{\mathrm{SW}}=500 \mathrm{kHz}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, No Airflow


Figure 25. Channel 1 Power Loss at $\mathrm{f}_{\mathrm{Sw}}=500 \mathrm{kHz}, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, No Airflow


Figure 22. Channel 1 Power Loss at $\mathrm{f}_{\mathrm{Sw}}=500 \mathrm{kHz}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, No Airflow


Figure 24. Channel 3 Power Loss at $f_{S W}=500 \mathrm{kHz}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, No Airflow


Figure 26. Channel 2 Power Loss at $\mathrm{f}_{\mathrm{Sw}}=500 \mathrm{kHz}, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, No Airflow

## Typical Performance Characteristics (Continued)

## Thermal Characteristics



Figure 27. Channel 3 Power Loss at $\mathrm{f}_{\mathrm{SW}}=500 \mathrm{kHz}, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, No Airflow


Figure 29. Channel 2 Power Loss at $\mathrm{f}_{\mathrm{SW}}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, No Airflow


Figure 31. Channel 1 Power Loss at $\mathrm{f}_{\mathrm{Sw}}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, No Airflow


Figure 28. Channel 1 Power Loss at $\mathrm{f}_{\mathrm{Sw}}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, No Airflow


Figure 30. Channel 3 Power Loss at $\mathrm{f}_{\mathrm{Sw}}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{IN}}=12 \mathrm{~V}$, No Airflow


Figure 32. Channel 2 Power Loss at $\mathrm{f}_{\mathrm{Sw}}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, No Airflow

## Typical Performance Characteristics (Continued)

## Thermal Characteristics



Figure 33. Channel 3 Power Loss at $\mathrm{f}_{\mathrm{SW}}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, No Airflow

## Functional Block Diagram



Figure 34. Functional Block Diagram

## Applications Information

## Operation

XR77103 is a power management IC with three step-down buck converters. Both high-side and low-side MOSFETs are integrated to provide fully synchronous conversion with higher efficiency. XR77103 can support 4.5 V to 14 V input supply, high load current, 300 kHz to 2.2 MHz clocking. The buck converters have an optional PSM mode which can improve power dissipation at light loads. Alternatively, the device implements a constant frequency mode. The wide switching frequency of 300 kHz to 2.2 MHz allows for efficiency and size optimization. The switching frequency is adjustable by writing data through $I^{2}$ C. The SYNC pin also provides means to synchronize the power converter to an external clock signal. Input ripple is reduced by 180 degree out-of-phase operation among converters. All three buck converters have peak current mode control which simplifies external frequency compensation. Each buck converter has an individual peak inductor current limit which is set through $I^{2} \mathrm{C}$. The adjustable current limit enables high efficiency design with smaller and less expensive inductors. The device has a power good comparator monitoring the output voltages. Each converter has its own soft-start independently controlled through $I^{2} \mathrm{C}$.

## Continuous Conduction Mode (CCM)

This is a natural mode of a synchronous buck converter. Advantage of the CCM mode is that the switching frequency is always constant and allows for better EMI control in the system. The downside of CCM mode is that at light loads system efficiency will become lower.

## Pulse Skipping Mode (PSM)

In order to improve efficiency at light load the device implements two functions. Both functions are enabled simultaneously. One function is a Zero Current Detect comparator (ZCD) which detects zero current in the inductor and turns off synchronous MOSFET, preventing negative inductor current. This ensures that the device enters DCM mode as the load decreases. In this mode the device still operates at a constant frequency. The second function is an internal skip comparator. This comparator detects low level of output current. If this low level is detected the device will start to skip pulses. This is done to improve light load efficiency by effectively reducing switching frequency. For details contact powertechsupport@exar.com.

## Output Voltage Setting

Output voltage of each converter can be programmed by $I^{2} \mathrm{C}$ interface. It can be set from 0.8 V to 6 V with 6 -bit resolution. The registers 00 h to 02 h are allocated to setting each output of the converters. Alternatively, output voltages can be set externally using external resistor dividers. Setting EXTx (bit 7) of the registers 00 h to 02 h allows external resistor divider for feedback. Output voltage is determined by the following equation.

$$
\mathrm{V}_{0 \mathrm{X}}=0.8 \mathrm{~V} \times\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)
$$



Figure 35. Output Voltage Setting
This feature can make the device applicable to AVS (automatic voltage scaling) system. Output voltage can be adjusted automatically by external DC voltage. Figure 36 shows application circuit of supply for AVS system.


Figure 36. AVS Control

## Applications Information (Continued)

## Frequency Compensation

In order to properly frequency compensate the device, the following component selection is recommended. The table below is for 2 A loads.

| VIN <br> (V) | Vout (V) | $\stackrel{L}{(\mu \mathrm{H})}$ | Cout ( $\mu \mathrm{F}$ ) | $\mathrm{R}_{\mathrm{COMP}}$ $(k \Omega)$ | $\begin{gathered} \mathrm{C}_{\text {COMP }} \\ (\mathrm{nF}) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 500kHz Switching Frequency |  |  |  |  |  |
| 12/5.0 | 1.0 | 2.2 | $22 \times 3$ | 10 | 4.7 |
| 12/5.0 | 1.2 | 2.2 | $22 \times 3$ | 10 | 4.7 |
| 12/5.0 | 1.5 | 3.3 | $22 \times 3$ | 20 | 4.7 |
| 12/5.0 | 1.8 | 3.3 | $22 \times 2$ | 20 | 4.7 |
| 12/5.0 | 2.5 | 4.7 | $22 \times 2$ | 20 | 4.7 |
| 12/5.0 | 3.3 | 4.7 | $22 \times 1$ | 20 | 4.7 |
| 12 | 5.0 | 6.8 | $22 \times 1$ | 20 | 4.7 |
| 1MHz Switching Frequency |  |  |  |  |  |
| 5.0 | 1.0 | 1.5 | $22 \times 3$ | 10 | 4.7 |
| 5.0 | 1.2 | 1.5 | $22 \times 3$ | 10 | 4.7 |
| 5.0 | 1.5 | 1.5 | $22 \times 2$ | 20 | 4.7 |
| 12/5.0 | 1.8 | 1.5 | $22 \times 2$ | 20 | 4.7 |
| 12/5.0 | 2.5 | 3.3 | $22 \times 1$ | 20 | 4.7 |
| 12/5.0 | 3.3 | 3.3 | $22 \times 1$ | 20 | 4.7 |
| 12 | 5.0 | 3.3 | $22 \times 1$ | 20 | 4.7 |

For configurations not listed above contact powertechsupport@exar.com.

Switching Frequency Setting
Switching frequency can be set from 300 kHz to 2.2 MHz with a 100 kHz step. Lower 5 bits of the register 09h are allocated to setting the switching frequency.

## Current Limit Setting

Peak inductor current limit level of each converter can be set individually from 1 A to 4 A with a 0.5 A step. Lower 3 bits of the registers $06 \mathrm{~h}, 07 \mathrm{~h}$ and 08 h are allocated to setting the peak inductor current limit of Buck 1, Buck 2 and Buck 3 respectively.

## Soft-start Time Setting

Soft-start time of each converter can be set individually (see Figure 36). Lower 3 bits of the registers 03h, 04h and 05h are allocated to setting the soft-start time of Buck 1, Buck 2 and Buck 3 respectively.
The soft-start times are relative to switching frequency. They scale with switching frequency.
At switching frequency set at 1 MHz , the available soft-start range is from 0.5 ms to 4 ms with a 0.5 ms step.
At switching frequency set at 500 kHz , the available soft-start range is from 1 ms to 8 ms with a 1 ms step.


Figure 37. Programmable Soft-start Time and Delay Time of each Converter

## Delayed Start-Up

All outputs start up once EN pin is high and select bits of each converter are set. If a delayed start-up is required on any of the buck converters, set delay time of each converter. The bits [6:4] of the registers 03h, 04h and 05h are allocated to setting delay time of Buck 1, Buck 2 and Buck 3 respectively.
The soft-start delay times are relative to switching frequency. They scale with switching frequency.

At switching frequency set at 1 MHz , the available soft-start delay time range is from 0 ms to 35 ms with a 5 ms step.
At switching frequency set at 500 kHz , the available soft-start delay time range is from 0 ms to 70 ms with a 10 ms step.

## Applications Information (Continued)

## Synchronization

The status of the SYNC pin will be ignored during start-up and the XR77103's control will only synchronize to an external signal after the PGOOD signal is asserted. When synchronization is applied, the PWM oscillator frequency must be lower than the sync pulse frequency to allow the external signal trumping the oscillator pulse reliably. When synchronization is not applied, the SYNC pin should be connected to AGND.
Although the device can lock to external clock running up to 2.31 MHz , doing this will alter the start-up times, start-up delays and PGOOD delays, and there will be higher losses than what is shown in Figures 22-33. For details contact powertechsupport@exar.com.

## Out-of-Phase Operation

All converters operate in phase, or one converter operates 180 degrees out-of-phase with the other two converters (see Figure 38). The phase shift among the converter is programmable. The bits 6,5 of the register 09h are allocated for this feature. This enables the system, having less input ripple, to lower component cost, save board space and reduce EMI.


Figure 38. Out-of-Phase Operation

## Two Buck Regulators in Parallel Operation (Current Sharing)

The XR77103 can be used in parallel operation to increase output current capacity. Figure 39 shows one of possible configurations. To enable this a user needs:

Hardware Configuration
a) To connect both $\mathrm{V}_{\text {OUTx }}$ together.
b) To connect both ComPx together.

Software Configuration
a) To set 180 out-of-phase operation between buck regulators (register 09h).
b) Programming both $\mathrm{V}_{\text {OUTx }}$ to the same output.

Then, two out of three bucks will run in parallel and load current is shared in average.
The ideal case is to use Buck 2 and Buck 3 in parallel operation since they are both identical in design.


Figure 39. Parallel Operation

## Applications Information (Continued)

## Power Good

The PGOOD pin is an open drain output. The PGOOD pin is pulled low when any buck converter is pulled below $85 \%$ of the nominal output voltage. The PGOOD is pulled up when selected buck converters' outputs are more than $90 \%$ of their nominal output voltage and the PGOOD reset timer expires. The polarity of the PGOOD is active high. The PGOOD reset time is determined by following equation. Figure 40 shows the relationship between switching frequency and the PGOOD reset time. For example, when the switching frequency is 1 MHz , the PGOOD reset time is 1 s .

$$
t_{R P}=\frac{1}{f_{S W}} \times 10^{6}
$$



Figure 40. PGOOD Reset Time vs. fsw

## Selectable UVLO Threshold

The threshold for UVLO is selectable ( $7 \mathrm{~V} / 4.2 \mathrm{~V}$ ). When input voltage is higher, 9 V and 12 V for example, both settings can be used. However, when the input voltage is 5 V , the UVLO setting must be 4.2 V .

## Supply Voltage for Data Programming and

## Writing to NVM

$V_{L}$ is the supply voltage for $I^{2} \mathrm{C}$ interface and is required for all $I^{2} \mathrm{C}$ transactions. The $\mathrm{V}_{\mathrm{L}}$ pin can be left floating if the $I^{2} \mathrm{C}$ interface is not used.
To write data to $\mathrm{NVM}, \mathrm{V}_{\text {IN }}$ must be 8 V or higher.
The state of the nWR pin determines where the data gets written to. If the nWR pin is pulled low to ground, the data is written to the NVM. The $I^{2} \mathrm{C}$ write transaction can start immediately after the nWR pin has been pulled low. A 100ms delay shall be added in between consecutive $I^{2} \mathrm{C}$ writes to the NVM. After each byte is written to NVM location, the data gets automatically transferred to the run time equivalent register. If the nWR pin is pulled high or left floating, the data gets written to run time registers.

In case $\mathrm{V}_{\mathbb{I N}}$ is below 8 V , writing to NVM is not possible in which case the nWR pin must be pulled high or left floating to assure reliable writing to run time registers.

| $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{\text {IN }}$ | EN | nWR | IC Write Behavior |
| :---: | :---: | :---: | :---: | :--- |
| 3.3 V | $\geq 8 \mathrm{~V}$ | LOW | LOW | Write to NVM, values loaded <br> to run-time registers |
| 3.3 V | $\geq 8 \mathrm{~V}$ | HIGH | LOW | Not supported |
| 3.3 V | $\leq 8 \mathrm{~V}$ | X | LOW | Write has no effect |
| 3.3 V | 4.5 V to <br> 14 V | LOW | HIGH | Write to run-time registers <br> with offsets $>02 \mathrm{~h}$ |
| 3.3 V | 4.5 V to <br> 14 V | HIGH | HIGH | Not supported |
| 3.3 V | 4.5 V to <br> 14 V | X | HIGH | Write to run-time registers <br> with offsets $\leq 02 \mathrm{~h}$ |

In addition, the nWR pin state determines where data gets read from in case a read $I^{2} C$ command is transmitted on the bus. When initiating read transaction while the nWR pin is pulled high or left floating, the data is read from the run time registers. Reading run time registers can be done at any time.
On the other hand if the nWR pin is pulled low at the time when a read transaction is sent, the data is read from NVM. It is recommended not to permanently pull the nWR pin low. In designs where the nWR pin is pulled low permanently, the host shall not initiate read transaction while channels are enabled. Failing to do so will cause regulation interruption. Reading in this scenario shall be done while EN is low and channels are shut down.

| $\mathrm{V}_{\mathrm{L}}$ | $\mathrm{V}_{\text {IN }}$ | EN | nWR | I² Read Behavior |
| :---: | :---: | :---: | :---: | :--- |
| 3.3 V | 4.5 V to <br> 14 V | LOW | LOW | Read from NVM (when all <br> channels are disabled) |
| 3.3 V | 4.5 V to <br> 14 V | HIGH | LOW | Not supported |
| 3.3 V | 4.5 V to <br> 14 V | X | HIGH | Read from run-time registers |

At power-on, the run-time registers are loaded with their default values from the NVM. This process takes approximately $200 \mu \mathrm{~s}$. No ${ }^{2}{ }^{2} \mathrm{C}$ operation should be performed during this time.

## Applications Information (Continued)

## Thermal Design

Proper thermal design is critical in controlling device temperatures and in achieving robust designs. There are a number of factors that affect the thermal performance. One key factor is the temperature rise of the devices in the package, which is a function of the thermal resistances of the devices inside the package and the power being dissipated.

The thermal resistance of the XR77103 (30 $\left.{ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ is specified in the Operating Conditions section of this datasheet. The $\theta_{\mathrm{JA}}$ thermal resistance specification is based on the XR77103 evaluation board operating without forced airflow. Since the actual board design in the final application will be different, the thermal resistances in the final design may be different from those specified.
The package thermal derating and power loss curves are shown in Figures 21 through 33. These correspond to input voltages of 12 V and 5 V , and 500 kHz and 1 MHz switching frequencies.

Layout Guidelines
Proper PCB layout is crucial in order to obtain a good thermal and electrical performance.
For thermal considerations it is essential to use a number of thermal vias to connect the central thermal pad to the ground layer(s).
In order to achieve good electrical and noise performance following steps are recommended:

- Place the output inductor close to the LX pins and minimize the area of the connection. Doing this on the same layer is advisable.
■ Central thermal pad, PGND, shall be connected as many layers as possible for good thermal performance. The input capacitors connected between VIN1, VIN2, VIN3 and PGND represent an AC current loop which should be minimized. PGND should connect to the system ground with vias placed at the output filtering capacitors.
- The AC current loop created by the output inductors, output filtering capacitors, and the regulator pins should also be minimized. However this loop is less critical than the input capacitors.
- GND, AGND, DGND can all be connected at the device and be connected to system ground at the output capacitor.
- Compensation networks shall be placed close to the pins and referenced to AGND.
- VCC bypass capacitor shall be placed close to the pin and connected to AGND.


## ${ }^{12} \mathrm{C}$ Bus Interface

The XR77103 features an $1^{2} \mathrm{C}$ compatible, 2-wire serial interface consisting of a serial-data line (SDA) and a serial clock line (SCL). SDA and SCL facilitate communication between the IC and the master device at clock rates up to 400 kHz . The $\mathrm{I}^{2} \mathrm{C}$ interface follows all standard $\mathrm{I}^{2} \mathrm{C}$ protocols. Some information is provided below. For additional information, refer to the $\mathrm{I}^{2} \mathrm{C}$-bus specifications.


Figure 41 . $I^{2} \mathrm{C}$ Start and Stop Conditions

## Start Condition

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 41.

## Slave Address Cycle

After the start condition, the first byte sent by the master is the 7-bit address and the read/write direction bit R/W on the SDA line. If the address matches the XR77103's internal fixed $I^{2} \mathrm{C}$ slave address, the XR77103 will respond with an acknowledge by pulling the SDA line low for one clock cycle while SCL is high.

## Data Cycle

After the master detects this acknowledge, the next byte transmitted by the master is the sub-address. This 8-bit sub-address contains the address of the register to access. The XR77103 Register Map is on page 20.

## Applications Information (Continued)

## Stop Condition

To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high, as shown in Figure 41.
Figures 42 and 43 illustrate a write and a read cycle. For complete details, see the $\mathrm{I}^{2} \mathrm{C}$-bus specifications.

| $S$ | SLAVE <br> ADDRESS | W | A | REGISTER <br> ADDRESS | A | DATA | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## NOTES:

White Block = host to XR77103, Orange Block = XR77103 to host.
Figure 42. Master Writes to Slave

| $S$ | SLAVE <br> ADDRESS | W | A | REGISTER <br> ADDRESS | A | S | SLAVE <br> ADDRESS | R | A | DATA | NA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

NOTES:
White Block = host to XR77103, Orange Block = XR77103 to host.
Figure 43. Master Reads from Slave

## Slave Address

The slave address is one byte of data which is used as the unique identifier. The first 7 bits of the slave address are hardcoded and the least significant bit (LSB) of the slave address byte is the read/write (R/W) bit which is used to determine whether a command is a write command or a read command. The slave address is the first byte of information sent to the device after the START condition. Table below shows the possible slave addresses for the XR77103.

| Device | Address (A0 = Low) |  | Address (A0 = High) |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XR77103 | $0 \times 74$ |  |  | $0 \times 75$ |  |  |  |
| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| 1 | 1 | 1 | 0 | 1 | 0 | A0 | R/W |

Register Map

| Register Address | Register Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Factory Default NVM Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00h | $\mathrm{V}_{\text {BUCK1 }}$ | EXT1 | $V_{\text {BUCK1 }}$ [6:0] <br> $V_{\text {BUCK2 }}$ [6:0] <br> $V_{\text {вискз }}$ [6:0] |  |  |  |  |  |  | 00h |
| 01h | $V_{\text {BUCK2 }}$ | EXT2 |  |  |  |  |  |  |  |  |
| 02h | V Вискз | EXT3 |  |  |  |  |  |  |  |  |
| 03h | Soft-start and Delay 1 | - | DLY1 [2:0] |  |  | - | SST1 [2:0] |  |  | 15h |
| 04h | Soft-start and Delay 2 | - | DLY2 [2:0] |  |  | - | SST2 [2:0] |  |  |  |
| 05h | Soft-start and Delay 3 | - | DLY3 [2:0] |  |  | - | SST3 [2:0] |  |  |  |
| 06h | Current Limit 1 | - | - | - | - | - | LIM1 [2:0] |  |  | 05h |
| 07h | Current Limit 2 | - | - | - | - | - | LIM2 [2:0] |  |  |  |
| 08h | Current Limit 3 | - | - | - | - | - | LIM3 [2:0] |  |  |  |
| 09h | Switching Frequency and Phase | - | $\begin{aligned} & \text { PHS } \\ & \text { [1:0] } \end{aligned}$ | - | $\begin{aligned} & \text { FRQ } \\ & {[4: 0]} \end{aligned}$ | - | - | - | - | 42h |
| OAh | PWR | - | UV | - | - | PSM | Buck3 | Buck2 | Buck1 | 7Fh |

## Applications Information (Continued)

$V_{\text {BUCK } 1}$ Register (00h)
The $\mathrm{V}_{\text {BUCK1 }}$ register has 7 bits of data for setting output of Buck 1 and 1 bit of data for use of external feedback voltage through a resistor divider. The Buck 1 programmable voltage range is from 0.8 V to 6 V with 0.05 V resolution. When EXT1 is set to 1 , the output voltage is adjusted by the external resistor divider from the output to ground with the center tap connected to $\mathrm{V}_{\text {OUT1 }}$ pin regardless of the value of the output voltage setting register. The factory default NVM value is $00 \mathrm{~h}(0.8 \mathrm{~V})$.

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EXT1 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |


| Hex | V OUT (V) |
| :---: | :---: |
| 00 | 0.8 |
| 01 | 0.85 |
| 02 | 0.9 |
| 03 | 0.95 |
| 04 | 1 |
| 05 | 1.05 |
| 06 | 1.1 |
| 07 | 1.15 |
| 08 | 1.2 |
| 09 | 1.25 |
| OA | 1.3 |
| OB | 1.35 |
| OC | 1.4 |
| OD | 1.45 |
| OE | 1.5 |
| 10 | 1.6 |
| 11 | 1.65 |
| 12 | 1.7 |
| 13 | 1.75 |
| 14 | 1.8 |
| 15 | 1.85 |
| 16 | 1.9 |
| 17 | 1.95 |
| 18 | 2 |
| 19 | 2.05 |


| Hex | V OUT (V) |
| :---: | :---: |
| 1A | 2.1 |
| 1B | 2.15 |
| 1 C | 2.2 |
| 1D | 2.25 |
| 1E | 2.3 |
| 20 | 2.4 |
| 21 | 2.45 |
| 22 | 2.5 |
| 23 | 2.55 |
| 24 | 2.6 |
| 25 | 2.65 |
| 26 | 2.7 |
| 27 | 2.75 |
| 28 | 2.8 |
| 29 | 2.85 |
| 2 A | 2.9 |
| 2B | 2.95 |
| 2C | 3 |
| 2D | 3.05 |
| 2E | 3.1 |
| 30 | 3.2 |
| 31 | 3.25 |
| 32 | 3.3 |
| 33 | 3.35 |
| 34 | 3.4 |


| Hex | V OUT (V) |
| :---: | :---: |
| 35 | 3.45 |
| 36 | 3.5 |
| 37 | 3.55 |
| 38 | 3.6 |
| 39 | 3.65 |
| 3A | 3.7 |
| 3B | 3.75 |
| 3 C | 3.8 |
| 3D | 3.85 |
| 3E | 3.9 |
| 40 | 4 |
| 41 | 4.05 |
| 42 | 4.1 |
| 43 | 4.15 |
| 44 | 4.2 |
| 45 | 4.25 |
| 46 | 4.3 |
| 47 | 4.35 |
| 48 | 4.4 |
| 49 | 4.45 |
| 4A | 4.5 |
| 4B | 4.55 |
| 4C | 4.6 |
| 4D | 4.65 |
| 4E | 4.7 |


| Hex | V OUT (V) |
| :---: | :---: |
| 50 | 4.8 |
| 51 | 4.85 |
| 52 | 4.9 |
| 53 | 4.95 |
| 54 | 5 |
| 55 | 5.05 |
| 56 | 5.1 |
| 57 | 5.15 |
| 58 | 5.2 |
| 59 | 5.25 |
| 5A | 5.3 |
| 5B | 5.35 |
| 5 C | 5.4 |
| 5D | 5.45 |
| 5E | 5.5 |
| 60 | 5.6 |
| 61 | 5.65 |
| 62 | 5.7 |
| 63 | 5.75 |
| 64 | 5.8 |
| 65 | 5.85 |
| 66 | 5.9 |
| 67 | 5.95 |
| 68 | 6 |

## Applications Information (Continued)

$V_{\text {BUCK2 }}$ Register (01h)
The $\mathrm{V}_{\text {BUCK2 }}$ register has 7 bits of data for setting output of Buck 2 and 1 bit of data for use of external feedback voltage through a resistor divider. The Buck 2 programmable voltage range is from 0.8 V to 6 V with 0.05 V resolution. When EXT2 is set to 1 , the output voltage is adjusted by the external resistor divider from the output to ground with the center tap connected to $\mathrm{V}_{\text {OUT2 }}$ pin regardless of the value of the output voltage setting register. The factory default NVM value is $00 \mathrm{~h}(0.8 \mathrm{~V})$.

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EXT2 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

## $V_{\text {BUCK3 }}$ Register (02h)

The $\mathrm{V}_{\text {BUCК3 }}$ register has 7 bits of data for setting output of Buck 3 and 1 bit of data for use of external feedback voltage through a resistor divider. The Buck 3 programmable voltage range is from 0.8 V to 6 V with 0.05 V resolution. When EXT3 is set to 1 , the output voltage is adjusted by the external resistor divider from the output to ground with the center tap connected to $\mathrm{V}_{\text {ОUT3 }}$ pin regardless of the value of the output voltage setting register. The factory default NVM value is $00 \mathrm{~h}(0.8 \mathrm{~V})$.

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EXT3 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

## SST1 and DLY1 Register (03h)

Soft-start time 1 and delay time 1 register has 6 effective bits. Three bits are for setting soft-start time of Buck 1 and three bits are for setting delay time from EN to Buck 1 start-up. The factory default soft-start and delay times are 6 ms and 10 ms respectively at 500 kHz switching frequency. Both soft-start and delay times are relative to the switching frequency. They will be two times smaller at 1 MHz switching frequency.

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x | D 6 | D 5 | D 4 | X | D 2 | D 1 | D 0 |


| D2 | D1 | D0 | tsS (ms) at <br> $\mathrm{fSW}=500 \mathrm{kHz}$ | $\mathrm{tsS}(\mathrm{ms}) \mathrm{at}$ <br> $\mathrm{fSW}=1 \mathrm{MHz}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0.5 |
| 0 | 0 | 1 | 2 | 1 |
| 0 | 1 | 0 | 3 | 1.5 |
| 0 | 1 | 1 | 4 | 2 |
| 1 | 0 | 0 | 5 | 2.5 |
| 1 | 0 | 1 | 7 | 3.5 |
| 1 | 1 | 0 | 8 | 4 |
| 1 | 1 | 1 | 7 |  |


| D6 | D5 | D4 | $t_{\text {DLY (ms) at }}$ <br> $f_{S W}=500 \mathrm{kHz}$ | $\mathrm{t}_{\text {DLY (ms) at }}$ <br> $\mathrm{f}_{\text {SW }}=1 \mathrm{MHz}$ |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 10 | 5 |
| 0 | 1 | 0 | 20 | 10 |
| 0 | 1 | 1 | 30 | 15 |
| 1 | 0 | 0 | 40 | 20 |
| 1 | 0 | 1 | 50 | 30 |
| 1 | 1 | 0 | 70 | 35 |
| 1 | 1 | 1 |  | 20 |

## Applications Information (Continued)

## SST2 and DLY2 Register (04h)

Soft-start time 2 and delay time 2 register has 6 effective bits. Three bits are for setting soft-start time of Buck 2 and three bits are for setting delay time from EN to Buck 2 start-up. The factory default soft-start and delay times are 6 ms and 10 ms respectively at 500 kHz switching frequency. Both soft-start and delay times are relative to the switching frequency. They will be two times smaller at 1 MHz switching frequency.

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | D6 | D5 | D4 | X | D 2 | D 1 | D0 |

## SST3 and DLY3 Register (05h)

Soft-start time 3 and delay time 3 register has 6 effective bits. Three bits are for setting soft-start time of Buck 3 and three bits are for setting delay time from EN to Buck 3 start-up. The factory default soft-start and delay times are 6 ms and 10 ms respectively at 500 kHz switching frequency. Both soft-start and delay times are relative to the switching frequency. They will be two times smaller at 1 MHz switching frequency.

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | D 6 | D5 | D 4 | X | D 2 | D 1 | D 0 |

## Current Limit 1 Register (06h)

Current limit 1 register has 3 effective bits. The factory default value is $3.5 \mathrm{~A}(05 \mathrm{~h})$.

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x | x | x | x | x | D 2 | D 1 | D 0 |


| D2 | D1 | D0 | $I_{\text {LIM1 }}(A)$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1.5 |
| 0 | 1 | 0 | 2 |
| 0 | 1 | 1 | 2.5 |
| 1 | 0 | 0 | 3 |
| 1 | 0 | 1 | 3.5 |
| 1 | 1 | 0 | 4 |

## Current Limit 2 Register (07h)

Current limit 2 register has 3 effective bits. The factory default value is $3.5 \mathrm{~A}(05 \mathrm{~h})$.

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x | x | x | x | X | D 2 | D 1 | D 0 |

## Current Limit 3 Register (08h)

Current limit 3 register has 3 effective bits. The factory default value is $3.5 \mathrm{~A}(05 \mathrm{~h})$.

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x | x | x | x | x | D 2 | D 1 | D 0 |

## Applications Information (Continued)

## Switching Frequency and Phase Register (09h)

Switching frequency and phase register has 7 effective bits. The 5 least significant bits are setting switching frequency. The factory default value is $500 \mathrm{kHz}(00010 \mathrm{~b})$.

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X | D6 | D5 | D4 | D3 | D2 | D1 | D0 |


| $D[4: 0] \mathrm{Hex}$ | f sw $[\mathrm{MHz}]$ |
| :---: | :---: |
| 00 | 0.3 |
| 01 | 0.4 |
| 02 | 0.5 |
| 03 | 0.6 |
| 04 | 0.7 |
| 05 | 0.8 |
| 06 | 0.9 |
| 07 | 1 |
| 08 | 1.1 |
| 09 | 1.2 |


| $D[4: 0]$ Hex | fsw [MHz] |
| :---: | :---: |
| OA | 1.3 |
| OB | 1.4 |
| OC | 1.5 |
| OD | 1.6 |
| OE | 1.7 |
| OF | 1.8 |
| 10 | 1.9 |
| 11 | 2 |
| 12 | 2.1 |
| 13 |  |

The bits 5 and 6 are for setting phase shift among buck converters. The factory default value is channel $3180^{\circ}$ out-of-phase in respect to the channels 1 and 2 (10b).

| D6 | D5 | Phase Shift |
| :---: | :---: | :---: |
| 0 | 0 | All converters operate in phase |
| 0 | 1 | Buck1 and Buck2/3 operate <br> $180^{\circ}$ out-of-phase |
| 1 | 0 | Buck1/2 and Buck3 operate <br> $180^{\circ}$ out-of-phase |
| 1 | 1 | Buck1/3 and Buck2 operate <br> $180^{\circ}$ out-of-phase |

## PWR Register (OAh)

PWR register has 5 effective bits. The bits 0-2 select which channels will be enabled at transition of ENABLE pin from low to high. The state of the bit 3 determines whether buck converters operate in Pulse Skipping Mode or not. Setting this bit to 1 allows Pulse Skipping Mode operation to minimize power losses at light load levels. The bit 6 determines threshold voltage for $\mathrm{V}_{\mathrm{IN}}$ UVLO. The factory default of this register is 7Fh.

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| x | UV | x | x | PSM | BUCK <br> 3 | BUCK <br> 2 | BUCK <br> 1 |


|  |  | 0 | 1 |
| :---: | :---: | :---: | :---: |
| D0 | BUCK 1 | Not Used | Select |
| D1 | BUCK 2 | Not Used | Select |
| D2 | BUCK 3 | Not Used | Select |
| D3 | PSM | Disable | Enable |
| D6 | UV | 4.2 V | 7 V |

## Applications Information (Continued)

Typical Applications


Figure 44. Typical Applications Schematic

