



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



GENERAL DESCRIPTION

The XRT72L52, Two Channel DS3/E3 Framer IC is designed to accept user data from the Terminal Equipment and insert this data into the payload bit-fields within an outbound DS3/E3 Data Stream. Further, the Framer is also designed to receive an inbound DS3/E3 Data Stream from the Remote Terminal Equipment and extract out the user data.

The XRT72L52 DS3/E3 Framer device is designed to support full-duplex data flow between Terminal Equipment and an LIU (Line Interface Unit) IC. The Framer Device will transmit, receive and process data in the DS3-C-bit Parity, DS3-M13, E3-ITU-T G.751 and E3-ITU-T G.832 Framing Formats.

The XRT72L52 DS3/E3 Framer IC consists of a Transmit section, Receiver section, Performance Monitor Section and a Microprocessor interface.

The Transmit Section includes a Transmit Payload Data Input Interface, a Transmit Overhead data Input Interface Section, a Transmit HDLC Controller, a Transmit DS3/E3 Framer block and a Transmit LIU Interface Block which permits the Terminal Equipment to transmit data to a remote terminal.

The Receive Section consists of a Receive LIU Interface, a Receive DS3/E3 Framer, a Receive HDLC Controller, a Receive Payload Data Output Interface, and a Receive Overhead Data Interface which allows the local terminal equipment to receive data from remote terminal equipment.

The Microprocessor Interface is used to configure the Framer IC in different operating modes and monitor the performance of the Framer.

The Performance Monitor Sections consist of a large number of Reset-upon-Read and Read-Only registers that contain cumulative and one-second statistics that reflect the performance/health of the Framer IC/system.


FEATURES

- Transmits, Receives and Processes data in the DS3-C-bit Parity, DS3-M13, E3-ITU-T G.751 and E3-ITU-T G.832 Framing Formats.
- 1 Channel HDLC Controller - Tx and Rx
- Interfaces to all Popular Microprocessors
- Integrated Framer Performance Monitor
- Available in a 160 Pin PQFP package
- 3.3V Power Supply with 5V Tolerant I/O
- Operating Temperature -40°C to +85°C

APPLICATIONS

- Network Interface Units
- CSU/DSU Equipment.
- PCM Test Equipment
- Fiber Optic Terminals
- DS3/E3 Frame Relay Equipment


FIGURE 1. BLOCK DIAGRAM OF THE XRT72L52



XRT72L52

TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER

FIGURE 2. PIN OUT OF THE XRT72L52



ORDERING INFORMATION

PART NUMBER	PACKAGE TYPE	OPERATING TEMPERATURE RANGE
XRT72L52IQ	28x28mm 160 lead plastic QFP	-40°C to +85°C

TABLE OF CONTENTS

GENERAL DESCRIPTION	1
FEATURES	1
APPLICATIONS	1
Figure 1. Block Diagram of the XRT72L52	1
Figure 2. Pin Out of the XRT72L52	2
ORDERING INFORMATION	2
TABLE OF CONTENTS	A
PIN DESCRIPTIONS	3
ELECTRICAL CHARACTERISTICS	22
ABSOLUTE MAXIMUMS	22
DC ELECTRICAL CHARACTERISTICS	22
AC ELECTRICAL CHARACTERISTICS	22
AC ELECTRICAL CHARACTERISTICS (CONT.)	23
1.0 Timing Diagrams	28
Figure 3. Timing Diagram for Transmit Payload Input Interface, when the XRT72L52 is operating in both the DS3 and Loop-Timing Modes	28
Figure 4. Timing Diagram for the Transmit Payload Input Interface, when the XRT72L52 is operating in both the DS3 and Local-Timing Modes	28
Figure 5. Timing Diagram for the Transmit Payload Data Input Interface, when the XRT72L52 is operating in the DS3/Nibble and Local-Timing Modes	29
Figure 6. Timing Diagram for the Transmit Overhead Data Input Interface (Method 1 Access)	30
Figure 7. Timing Diagram for the Transmit Overhead Data Input Interface (Method 2 Access)	30
Figure 8. Transmit LIU Interface Timing - TxPOS and TxNEG are updated on the rising edge of TxLineClk	31
Figure 9. Transmit LIU Interface Timing - TxPOS and TxNEG are updated on the falling edge of TxLineClk	31
Figure 10. Receive LIU Interface timing - RxPOS and RxNEG are sampled on rising edge of RxLineClk	32
Figure 11. Receive LIU Interface timing - RxPOS and RxNEG are sampled on falling edge of RxLineClk	32
Figure 12. Receive Payload Data Output Interface Timing	33
Figure 13. Receive Payload Data Output Interface Timing (Nibble Mode Operation)	33
Figure 14. Receive Overhead Data Output Interface Timing (Method 1 - Using RxOHClk)	34
Figure 15. Receive Overhead Data Output Interface Timing (Method 2 - Using RxOHEnable)	34
Figure 16. Microprocessor Interface Timing - Intel-type Programmed I/O Read Operation	35
Figure 17. Microprocessor Interface Timing - Intel-type Programmed I/O Write Operation	35
Figure 18. Microprocessor Interface Timing - Motorola-type Programmed I/O Read Operation	36
Figure 19. Microprocessor Interface Timing - Motorola-type Programmed I/O Write Operation	36
Figure 20. Microprocessor Interface Timing - Reset Pulse Width	36
2.0 The Microprocessor Interface Block	37
Figure 21. Block Diagram of the Microprocessor Interface Block	37
2.1 THE MICROPROCESSOR INTERFACE BLOCK SIGNALS	37
TABLE 1: DESCRIPTION OF MICROPROCESSOR INTERFACE SIGNALS THAT EXHIBIT CONSTANT ROLES IN BOTH THE INTEL AND MOTOROLA MODES	38
TABLE 2: DESCRIPTION OF MICROPROCESSOR INTERFACE SIGNALS - OPERATING IN THE INTEL MODE	38
TABLE 3: DESCRIPTION OF THE MICROPROCESSOR INTERFACE SIGNALS - OPERATING IN THE MOTOROLA MODE	39
2.2 INTERFACING THE XRT72L52 DS3/E3 FRAMER TO THE LOCAL μC/μP VIA THE MICROPROCESSOR INTERFACE BLOCK 39	
2.2.1 Interfacing the XRT72L52 DS3/E3 Framer to the Microprocessor over an 8 bit wide bi-directional Data Bus 39	
2.2.2 Data Access Modes	40
Figure 22. Microprocessor Interface Timing - Intel-type Programmed I/O Read Operation	41
Figure 23. Microprocessor Interface Timing - Intel-type Programmed I/O Write Operation	42
Figure 24. Microprocessor Interface Timing - Motorola-type Programmed I/O Read Operation	43
Figure 25. Microprocessor Interface Timing - Motorola-type Programmed I/O Write Operation	44
2.3 ON-CHIP REGISTER ORGANIZATION	44
2.3.1 Framer Register Addressing	44
TABLE 4: REGISTER ADDRESSING OF THE FRAMER PROGRAMMER REGISTERS	44
2.3.2 Framer Register Description	48
TABLE 5:	49
TABLE 6:	50
PART NUMBER REGISTER (ADDRESS = 0x02)	52
VERSION NUMBER REGISTER (ADDRESS = 0x03)	52

TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER

<i>BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)</i>	52
<i>BLOCK INTERRUPT STATUS REGISTER (ADDRESS = 0x05)</i>	53
<i>TEST REGISTER (ADDRESS = 0x0C)</i>	54
<i>RxDS3 CONFIGURATION & STATUS REGISTER (ADDRESS = 0x10)</i>	55
<i>RxDS3 STATUS REGISTER (ADDRESS = 0x11)</i>	57
<i>RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0x12)</i>	57
<i>RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0x13)</i>	58
<i>RxDS3 SYNC DETECT ENABLE REGISTER (ADDRESS = 0x14)</i>	60
<i>RxDS3 FEAC INTERRUPT ENABLE/STATUS REGISTER (ADDRESS = 0x17)</i>	61
<i>RxDS3 LAPD CONTROL REGISTER (ADDRESS = 0x18)</i>	62
<i>RxDS3 LAPD STATUS REGISTER (ADDRESS = 0x19)</i>	62
2.3.3 Receive E3 Framers Configuration Registers (ITU-T G.832)	64
<i>RxE3 CONFIGURATION & STATUS REGISTER 1 (ADDRESS = 0x10)</i>	64
<i>RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)</i>	65
<i>RxE3 INTERRUPT ENABLE REGISTER 1 (ADDRESS = 0x12)</i>	66
<i>RxE3 INTERRUPT ENABLE REGISTER 2 (ADDRESS = 0x13)</i>	67
<i>RxE3 INTERRUPT STATUS REGISTER 1 (ADDRESS = 0x14)</i>	68
<i>RxE3 INTERRUPT STATUS REGISTER 2 (ADDRESS = 0x15)</i>	69
<i>RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)</i>	71
<i>RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)</i>	71
<i>RxE3 NR BYTE REGISTER (ADDRESS = 0x1A)</i>	73
<i>RxE3 GC BYTE REGISTER (ADDRESS = 0x1B)</i>	73
<i>RxE3 TTB-0 REGISTER (ADDRESS = 0x1C)</i>	73
<i>RxE3 TTB-1 REGISTER (ADDRESS = 0x1D)</i>	74
<i>RxE3 TTB-2 REGISTER (ADDRESS = 0x1E)</i>	74
<i>RxE3 TTB-3 REGISTER (ADDRESS = 0x1F)</i>	74
<i>RxE3 TTB-4 REGISTER (ADDRESS = 0x20)</i>	74
<i>RxE3 TTB-5 REGISTER (ADDRESS = 0x21)</i>	75
<i>RxE3 TTB-6 REGISTER (ADDRESS = 0x22)</i>	75
<i>RxE3 TTB-7 REGISTER (ADDRESS = 0x23)</i>	75
<i>RxE3 TTB-8 REGISTER (ADDRESS = 0x24)</i>	76
<i>RxE3 TTB-9 REGISTER (ADDRESS = 0x25)</i>	76
<i>RxE3 TTB-10 REGISTER (ADDRESS = 0x26)</i>	76
<i>RxE3 TTB-11 REGISTER (ADDRESS = 0x27)</i>	76
<i>RxE3 TTB-12 REGISTER (ADDRESS = 0x28)</i>	77
<i>RxE3 TTB-13 REGISTER (ADDRESS = 0x29)</i>	77
<i>RxE3 TTB-14 REGISTER (ADDRESS = 0x2A)</i>	77
<i>RxE3 TTB-15 REGISTER (ADDRESS = 0x2B)</i>	78
<i>RxE3 SSM REGISTER (ADDRESS = 0x2C)</i>	78
2.3.4 Receive E3 Framers Configuration Registers (ITU-T G.751)	78
<i>RxE3 CONFIGURATION & STATUS REGISTER 1 (ADDRESS = 0x10)</i>	79
<i>RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)</i>	79
<i>RxE3 INTERRUPT ENABLE REGISTER 1 (ADDRESS = 0x12)</i>	80
<i>RxE3 INTERRUPT ENABLE REGISTER 2 (ADDRESS = 0x13)</i>	81
<i>RxE3 INTERRUPT STATUS REGISTER 1 (ADDRESS = 0x14)</i>	82
<i>RxE3 INTERRUPT STATUS REGISTER 2 (ADDRESS = 0x15)</i>	83
<i>RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)</i>	84
<i>RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)</i>	84
<i>RxE3 SERVICE BIT REGISTER (ADDRESS = 0x1A)</i>	85
2.3.5 Transmit DS3 Configuration Registers	86
<i>TRANSMIT DS3 CONFIGURATION REGISTER (ADDRESS = 0x30)</i>	86
<i>TRANSMIT DS3 FEAC CONFIGURATION & STATUS REGISTER (ADDRESS = 0x31)</i>	88
<i>TxD33 FEAC REGISTER (ADDRESS = 0x32)</i>	89
<i>TxD33 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)</i>	89
<i>TxD33 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)</i>	90

<i>TxDS3 M-BIT MASK REGISTER (ADDRESS = 0x35)</i>	91
<i>TxDS3 F-BIT MASK REGISTER 1 (ADDRESS = 0x36)</i>	91
<i>TxDS3 F-BIT MASK REGISTER 2 (ADDRESS = 0x37)</i>	92
<i>TxDS3 F-BIT MASK REGISTER 3 (ADDRESS = 0x38)</i>	92
<i>TxDS3 F-BIT MASK REGISTER 4 (ADDRESS = 0x39)</i>	93
2.3.6 Transmit E3 (ITU-T G.832) Configuration Registers	93
<i>TxE3 CONFIGURATION REGISTER (ADDRESS = 0x30)</i>	93
<i>TxE3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)</i>	94
<i>TxE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)</i>	95
<i>TxE3 GC BYTE REGISTER (ADDRESS = 0x35)</i>	96
<i>TxE3 MA BYTE REGISTER (ADDRESS = 0x36)</i>	96
<i>TxE3 MA BYTE REGISTER (ADDRESS = 0x36)</i>	97
<i>TxE3 NR BYTE REGISTER (ADDRESS = 0x37)</i>	97
<i>TxE3 TTB-0 REGISTER (ADDRESS = 0x38)</i>	98
<i>TxE3 TTB-1 REGISTER (ADDRESS = 0x39)</i>	98
<i>TxE3 TTB-2 REGISTER (ADDRESS = 0x3A)</i>	98
<i>TxE3 TTB-3 REGISTER (ADDRESS = 0x3B)</i>	99
<i>TxE3 TTB-4 REGISTER (ADDRESS = 0x3C)</i>	99
<i>TxE3 TTB-5 REGISTER (ADDRESS = 0x3D)</i>	100
<i>TxE3 TTB-6 REGISTER (ADDRESS = 0x3E)</i>	100
<i>TxE3 TTB-7 REGISTER (ADDRESS = 0x3F)</i>	100
<i>TxE3 TTB-8 REGISTER (ADDRESS = 0x40)</i>	101
<i>TxE3 TTB-9 REGISTER (ADDRESS = 0x41)</i>	101
<i>TxE3 TTB-10 REGISTER (ADDRESS = 0x42)</i>	101
<i>TxE3 TTB-11 REGISTER (ADDRESS = 0x43)</i>	102
<i>TxE3 TTB-12 REGISTER (ADDRESS = 0x44)</i>	102
<i>TxE3 TTB-13 REGISTER (ADDRESS = 0x45)</i>	103
<i>TxE3 TTB-14 REGISTER (ADDRESS = 0x46)</i>	103
<i>TxE3 TTB-15 REGISTER (ADDRESS = 0x47)</i>	103
<i>TxE3 FA1 ERROR MASK REGISTER (ADDRESS = 0x48)</i>	104
<i>TxE3 FA2 ERROR MASK REGISTER (ADDRESS = 0x49)</i>	104
<i>TxE3 BIP-8 ERROR MASK REGISTER (ADDRESS = 0x4A)</i>	104
2.3.7 Transmit E3 Framing Configuration Registers (ITU-T G.751)	105
<i>TxE3 CONFIGURATION REGISTER (ADDRESS = 0x30)</i>	105
TABLE 7:	105
TABLE 8:	106
<i>TxE3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)</i>	106
<i>TxE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)</i>	107
<i>TxE3 SERVICE BITS REGISTER (ADDRESS = 0x35)</i>	108
<i>TxE3 FAS ERROR MASK REGISTER - 0 (ADDRESS = 0x48)</i>	108
<i>TxE3 FAS ERROR MASK REGISTER - 1 (ADDRESS = 0x49)</i>	109
<i>TxE3 BIP-4 ERROR MASK REGISTER (ADDRESS = 0x4A)</i>	109
2.3.8 Performance Monitor Registers	109
<i>PMON LCV EVENT COUNT REGISTER - LSB (ADDRESS = 0x51)</i>	110
<i>PMON FRAMING BIT/BYTE ERROR COUNT REGISTER - MSB (ADDRESS = 0x52)</i>	110
<i>PMON FRAMING BIT/BYTE ERROR COUNT REGISTER - LSB (ADDRESS = 0x53)</i>	110
<i>PMON PARITY ERROR COUNT REGISTER - MSB (ADDRESS = 0x54)</i>	111
<i>PMON PARITY ERROR COUNT REGISTER - LSB (ADDRESS = 0x55)</i>	111
<i>PMON FEBE EVENT COUNT REGISTER - MSB (ADDRESS = 0x56)</i>	111
<i>PMON FEBE EVENT COUNT REGISTER - LSB (ADDRESS = 0x57)</i>	111
<i>PMON CP-BIT ERROR COUNT REGISTER - MSB (ADDRESS = 0x58)</i>	112
<i>PMON CP-BIT ERROR COUNT REGISTER - LSB (ADDRESS = 0x59)</i>	112
<i>PMON HOLDING REGISTER (ADDRESS = 0x6C)</i>	112
<i>ONE-SECOND ERROR STATUS REGISTER (ADDRESS = 0x6D)</i>	113
<i>LCV - ONE-SECOND ACCUMULATOR REGISTER - MSB (ADDRESS = 0x6E)</i>	113
<i>LCV - ONE-SECOND ACCUMULATOR REGISTER - LSB (ADDRESS = 0x6F)</i>	114

FRAME PARITY ERRORS - ONE-SECOND ACCUMULATOR REGISTER - MSB (ADDRESS = 0x70)	114
FRAME PARITY ERRORS - ONE-SECOND ACCUMULATOR REGISTER - LSB (ADDRESS = 0x71)	114
FRAME CP-BIT ERRORS - ONE-SECOND ACCUMULATOR REGISTER - MSB (ADDRESS = 0x72)	115
FRAME CP-BIT ERRORS - ONE-SECOND ACCUMULATOR REGISTER - LSB (ADDRESS = 0x73)	115
LINE INTERFACE DRIVE REGISTER (ADDRESS = 0x80)	115
TABLE 9:	117
TABLE 10:	117
LINE INTERFACE SCAN REGISTER (ADDRESS = 0x81)	118
HDLC CONTROL REGISTER (ADDRESS = 0x82)	119
2.4 THE LOSS OF CLOCK ENABLE FEATURE	120
FRAMER I/O CONTROL REGISTER (ADDRESS = 0x01)	120
2.5 USING THE PMON HOLDING REGISTER	120
2.6 THE INTERRUPT STRUCTURE WITHIN THE FRAMER MICROPROCESSOR INTERFACE SECTION	121
TABLE 11: LIST OF ALL OF THE POSSIBLE CONDITIONS THAT CAN GENERATE INTERRUPTS WITHIN EACH CHANNEL OF THE XRT72L52 FRAMER DEVICE	121
TABLE 12: A LISTING OF THE XRT72L52 FRAMER DEVICE INTERRUPT BLOCK REGISTERS (FOR DS3 APPLICATIONS)	122
TABLE 13: A LISTING OF THE XRT72L52 FRAMER DEVICE INTERRUPT BLOCK REGISTERS (FOR E3, ITU-T G.832 APPLICATIONS)	123
TABLE 14: A LISTING OF THE XRT72L52 FRAMER DEVICE INTERRUPT BLOCK REGISTER (FOR E3, ITU-T G.751 APPLICATIONS)	123
BLOCK INTERRUPT STATUS REGISTER (ADDRESS = 0x05)	124
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	124
TABLE 15: INTERRUPT SERVICE ROUTINE GUIDE (FOR DS3 APPLICATIONS)	125
TABLE 16: INTERRUPT SERVICE ROUTINE GUIDE (FOR E3, ITU-T G.832 APPLICATIONS)	125
TABLE 17: INTERRUPT SERVICE ROUTINE GUIDE (FOR E3, ITU-T G.751 APPLICATIONS)	125
2.6.1 Automatic Reset of Interrupt Enable Bits	125
.....	126
2.6.2 One-Second Interrupts	126
3.0 The Line Interface and scan section	127
Figure 26. XRT72L52 DS3/E3 Framer Interfaced to the XRT73L02A DS3/E3/STS-1 LIU	127
3.1 BIT-FIELDS WITHIN THE LINE INTERFACE DRIVE REGISTER	127
LINE INTERFACE DRIVE REGISTER (ADDRESS = 0x80)	128
TABLE 18: THE RELATIONSHIP BETWEEN THE STATES OF RLOOP, LLOOP AND THE RESULTING LOOP-BACK MODE WITH THE XRT73L02A	129
3.2 BIT-FIELDS WITHIN THE LINE INTERFACE SCAN REGISTER	130
LINE INTERFACE SCAN REGISTER (ADDRESS = 0x81)	130
4.0 DS3 Operation of the XRT72L52	132
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	132
4.1 DESCRIPTION OF THE DS3 FRAMES AND ASSOCIATED OVERHEAD BITS	132
Figure 27. DS3 Frame Format for C-bit Parity	132
Figure 28. DS3 Frame Format for M13	133
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	133
TABLE 19: BIT 2 SETTING WITHIN THE FRAMER OPERATING MODE REGISTER AND THE RESULTING DS3 FRAMING FORMAT	133
TABLE 20: C-BIT FUNCTIONS FOR THE C-BIT PARITY DS3 FRAME FORMAT	134
4.1.1 Frame Synchronization Bits (Applies to both M13 and C-bit Parity Framing Formats)	134
4.1.2 Performance Monitoring/Error Detection Bits (Parity)	134
4.1.3 Alarm and Signaling-Related Overhead Bits	135
4.1.4 The Data Link Related Overhead Bits	136
4.2 THE TRANSMIT SECTION OF THE XRT72L52 (DS3 MODE OPERATION)	137
Figure 29. The XRT72L52 Transmit Section configured to operate in the DS3 Mode	137
4.2.1 The Transmit Payload Data Input Interface Block	138
Figure 30. The Transmit Payload Data Input Interface Block	138
TABLE 21: DESCRIPTIONS FOR THE PINS ASSOCIATED WITH THE TRANSMIT PAYLOAD DATA INPUT INTERFACE	138
Figure 31. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 1 (Serial/Loop-Timed) Operation	140
Figure 32. Behavior of the Terminal Interface signals between the Transmit Payload Data Input Interface block of the XRT72L52 and the Terminal Equipment (Mode 1 Operation)	141
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	142
Figure 33. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 2 (Serial/Local-Timed/Frame-Slave) Operation	143
Figure 34. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (Mode 2	143

Operation)	144
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	144
Figure 35. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 3 (Serial/Local-Timed/Frame-Master) Operation	145
Figure 36. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (DS3 Mode 3 Operation)	146
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	146
Figure 37. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 4 (Nibble-Parallel/Loop-Timed) Operation	148
Figure 38. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (Mode 4 Operation)	149
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	149
Figure 39. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 5 (Nibble-Parallel/Local-Timed/Frame-Slave) Operation	151
Figure 40. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (DS3 Mode 5 Operation)	152
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	152
Figure 41. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 6 (Nibble-Parallel/Local-Timed/Frame-Master) Operation	153
Figure 42. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (DS3 Mode 6 Operation)	154
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	155
4.2.2 The Transmit Overhead Data Input Interface	156
Figure 43. The Transmit Overhead Data Input Interface block	156
TABLE 22: OVERHEAD BITS WITHIN THE DS3 FRAME AND THEIR POTENTIAL SOURCES WITHIN THE XRT72L52 IC	157
TABLE 23: DESCRIPTION OF METHOD 1 TRANSMIT OVERHEAD INPUT INTERFACE SIGNALS	158
Figure 44. The Terminal Equipment being interfaced to the Transmit Overhead Data Input Interface (Method 1)	159
TABLE 24: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN TXOHCLK SINCE TXOHFRAME WAS LAST SAMPLED "HIGH" TO THE DS3 OVERHEAD BIT THAT IS BEING PROCESSED	159
Figure 45. Illustration of the signal that must occur between the Terminal Equipment and the XRT72L52, in order to configure the XRT72L52 to transmit a Yellow Alarm to the remote terminal equipment	162
TABLE 25: DESCRIPTION OF METHOD 2 TRANSMIT OVERHEAD INPUT INTERFACE SIGNALS	163
Figure 46. The Terminal Equipment being interfaced to the Transmit Overhead Data Input Interface (Method 2)	164
TABLE 26: THE RELATIONSHIP BETWEEN THE NUMBER OF TXOHENABLE PULSES SINCE THE LAST OCCURRENCE OF THE TXOHFRAME PULSE, TO THE DS3 OVERHEAD BIT THAT IS BEING PROCESSED BY THE XRT72L52	164
Figure 47. Behavior of Transmit Overhead Data Input Interface signals between the XRT72L52 and the Terminal Equipment (for Method 2)	167
4.2.3 The Transmit DS3 HDLC Controller	167
TX DS3 FEAC REGISTER (ADDRESS = 0x32)	169
TRANSMIT DS3 FEAC CONFIGURATION AND STATUS REGISTER (ADDRESS = 0x31)	169
TRANSMIT DS3 FEAC CONFIGURATION AND STATUS REGISTER (ADDRESS = 0x31)	169
Figure 48. A Flow Chart depicting how to transmit a FEAC Message via the FEAC Transmitter	170
Figure 49. LAPD Message Frame Format	171
TABLE 27: THE LAPD MESSAGE TYPE AND THE CORRESPONDING VALUE OF THE FIRST BYTE WITHIN THE INFORMATION PAYLOAD	172
TRANSMIT DS3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	172
TABLE 28: RELATIONSHIP BETWEEN TxLAPD MSG LENGTH AND THE LAPD MESSAGE SIZE	172
TRANSMIT DS3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	173
TABLE 29: RELATIONSHIP BETWEEN TxLAPD MSG LENGTH AND THE LAPD MESSAGE SIZE	173
TRANSMIT DS3 LAPD STATUS/INTERRUPT REGISTER (ADDRESS = 0x34)	173
Figure 50. Flow Chart depict how to use the LAPD Transmitter	175
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	176
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	176
4.2.4 The Transmit DS3 Framer Block	176
Figure 51. The Transmit DS3 Framer Block and the associated paths to other Functional Blocks	178
TX DS3 CONFIGURATION REGISTER (ADDRESS = 0x30)	179
TABLE 30: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 7 (TX YELLOW ALARM) WITHIN THE Tx DS3 CONFIGURATION REGISTER, AND THE RESULTING TRANSMIT DS3 FRAMER BLOCK'S ACTION	179
TABLE 31: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 6 (TX X-BITS) WITHIN THE Tx DS3 CONFIGURATION REGISTER, AND THE RESULTING TRANSMIT DS3 FRAMER BLOCK'S ACTION	179
TABLE 32: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 5 (TX IDLE) WITHIN THE Tx DS3 CONFIGURATION REGISTER, AND THE RESULTING TRANSMIT DS3 FRAMER ACTION	180
TABLE 33: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 4 (TX AIS PATTERN) WITHIN THE Tx DS3 CONFIGURATION	180

REGISTER, AND THE RESULTING TRANSMIT DS3 FRAMER BLOCK'S ACTION	180
TABLE 34: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 3 (Tx LOS) WITHIN THE Tx DS3 CONFIGURATION REGISTER, AND THE RESULTING TRANSMIT DS3 FRAMER BLOCK'S ACTION	181
TX DS3 M-BIT MASK REGISTER, ADDRESS = 0x35	182
TX DS3 F-BIT MASK1 REGISTER, ADDRESS = 0x36	182
TX DS3 F-BIT MASK2 REGISTER, ADDRESS = 0x37	183
TX DS3 F-BIT MASK3 REGISTER, ADDRESS = 0x38	183
TX DS3 F-BIT MASK4 REGISTER, ADDRESS = 0x39	183
4.2.5 The Transmit DS3 Line Interface Block	183
Figure 52. Interfacing the XRT72L52 Framer IC to the XRT73L00 DS3/E3/STS-1 LIU	184
Figure 53. The Transmit DS3 LIU Interface block	184
Figure 54. The Behavior of TxPOS and TxNEG signals during data transmission while the Transmit DS3 LIU Interface is operating in the Unipolar Mode	185
I/O CONTROL REGISTER (ADDRESS = 0x01)	185
TABLE 35: THE RELATIONSHIP BETWEEN THE CONTENT OF BIT 3 (UNIPOLAR/BIPOLAR) WITHIN THE UNI I/O CONTROL REGISTER AND THE TRANSMIT DS3 FRAMER LINE INTERFACE OUTPUT MODE	186
Figure 55. Illustration of AMI Line Code	186
Figure 56. Illustration of two examples of B3ZS Encoding	187
I/O CONTROL REGISTER (ADDRESS = 0x01)	187
TABLE 36: THE RELATIONSHIP BETWEEN BIT 4 (AMI/B3ZS*) WITHIN THE I/O CONTROL REGISTER AND THE BIPOLAR LINE CODE THAT IS OUTPUT BY THE TRANSMIT DS3 LIU INTERFACE BLOCK	187
I/O CONTROL REGISTER (ADDRESS = 0x01)	188
TABLE 37: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (TxLINECLK Inv) WITHIN THE I/O CONTROL REGISTER AND THE TxLINECLK CLOCK EDGE THAT TxPOS AND TxNEG ARE UPDATED ON	188
Figure 57. Waveform/Timing Relationship between TxLineClk, TxPOS and TxNEG - TxPOS and TxNEG are configured to be updated on the rising edge of TxLineClk	189
Figure 58. Waveform/Timing Relationship between TxLineClk, TxPOS and TxNEG - TxPOS and TxNEG are configured to be updated on the falling edge of TxLineClk	189
4.2.6 Transmit Section Interrupt Processing	189
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	190
TRANSMIT DS3 FEAC CONFIGURATION & STATUS REGISTER (ADDRESS = 0x31)	190
TRANSMIT DS3 FEAC CONFIGURATION & STATUS REGISTER (ADDRESS = 0x31)	191
TxDS3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	191
TxDS3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	192
4.3 THE RECEIVE SECTION OF THE XRT72L52 (DS3 MODE OPERATION)	192
Figure 59. The XRT72L52 Receive Section configured to operate in the DS3 Mode	193
4.3.1 The Receive DS3 LIU Interface Block	193
Figure 60. The Receive DS3 LIU Interface Block	193
Figure 61. Behavior of the RxPOS, RxNEG and RxLineClk signals during data reception of Unipolar Data	194
I/O CONTROL REGISTER (ADDRESS = 0x01)	194
TABLE 38: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 3 (UNIPOLAR/BIPOLAR) WITHIN THE I/O CONTROL REGISTER AND THE TxLINECLK CLOCK EDGE THAT TxPOS AND TxNEG ARE UPDATED ON	194
Figure 62. Interfacing the XRT72L52 Framer IC to the XRT73L00 DS3/E3/STS-1 LIU	195
Figure 63. AMI Line Code	196
Figure 64. Illustration of two examples of B3ZS Decoding	196
I/O CONTROL REGISTER (ADDRESS = 0x01)	197
TABLE 39: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (RxLINECLK Inv) OF THE I/O CONTROL REGISTER, AND THE SAMPLING EDGE OF THE RxLINECLK SIGNAL	197
Figure 65. Waveform/Timing Relationship between RxLineClk, RxPOS and RxNEG - When RxPOS and RxNEG are to be sampled on the rising edge of RxLineClk	198
Figure 66. Waveform/Timing Relationship between RxLineClk, RxPOS and RxNEG - When RxPOS and RxNEG are to be sampled on the falling edge of RxLineClk	198
4.3.2 The Receive DS3 Framer Block	198
Figure 67. The Receive DS3 Framer Block and the Associated Paths to Other Functional Blocks	199
Figure 68. The State Machine Diagram for the Receive DS3 Framer Block's Frame Acquisition/Maintenance Algorithm	200
Rx DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0x10)	201
TABLE 40: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (FRAMING ON PARITY) WITHIN THE Rx DS3 CONFIGURATION AND STATUS REGISTER, AND THE RESULTING FRAMING ACQUISITION CRITERIA	201
Rx DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0x10)	202
TABLE 41: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (F-SYNC ALGO) WITHIN THE Rx DS3 CONFIGURATION AND STATUS REGISTER, AND THE RESULTING F-BIT OOF DECLARATION CRITERIA USED BY THE RECEIVE DS3 FRAMER BLOCK	

202	
RX DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0X10)	202
TABLE 42: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 0 (M-SYNC ALGO) WITHIN THE RX DS3 CONFIGURATION AND STATUS REGISTER, AND THE RESULTING M-BIT OOF DECLARATION CRITERIA USED BY THE RECEIVE DS3 FRAMER BLOCK	202
RX DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0X10)	203
I/O CONTROL REGISTER (ADDRESS = 0X01)	203
PMON FRAMING BIT ERROR EVENT COUNT REGISTER - MSB (ADDRESS = 0X52)	203
PMON FRAMING BIT ERROR EVENT COUNT REGISTER - LSB (ADDRESS = 0X53)	204
RX DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0X10)	204
FRAMER OPERATING MODE REGISTER (ADDRESS = 0X00)	205
RX DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0X10)	205
RX DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0X10)	206
RX DS3 STATUS REGISTER (ADDRESS = 0X11)	207
RX DS3 INTERRUPT STATUS REGISTER (ADDRESS = 0X13)	207
RXDS3 STATUS REGISTER (ADDRESS = 0X11)	208
RXDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0X13)	208
PMON PARITY ERROR EVENT COUNT REGISTER - MSB (ADDRESS = 0X54)	209
PMON PARITY ERROR EVENT COUNT REGISTER - LSB (ADDRESS = 0X55)	209
Figure 69. A Simple Illustration of the Locations of the Source, Mid-Network and Sink Terminal Equipment (for CP-Bit Processing)	210
Figure 70. Illustration of the Presumed Configuration of the Mid-Network Terminal Equipment	211
4.3.3 The Receive HDLC Controller Block	212
RX DS3 FEAC INTERRUPT ENABLE/STATUS REGISTER (ADDRESS = 0X17)	213
RX DS3 FEAC REGISTER (ADDRESS = 0X16)	213
RX DS3 FEAC INTERRUPT ENABLE/STATUS REGISTER (ADDRESS = 0X17)	213
Figure 71. Flow Diagram depicting how the Receive FEAC Processor Functions	214
Figure 72. LAPD Message Frame Format	215
RX DS3 LAPD CONTROL REGISTER (ADDRESS = 0X18)	216
RX DS3 LAPD STATUS REGISTER (ADDRESS = 0X19)	216
TABLE 43: THE RELATIONSHIP BETWEEN RXLAPDTYPE[1:0] AND THE RESULTING LAPD MESSAGE TYPE AND SIZE	217
Figure 73. Flow Chart depicting the Functionality of the LAPD Receiver	218
4.3.4 The Receive Overhead Data Output Interface	219
Figure 74. The Receive Overhead Output Interface block	219
TABLE 44: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK	220
Figure 75. The Terminal Equipment being interfaced to the Receive Overhead Data Output Interface Block (Method 1)	220
TABLE 45: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN RXOHCLK, (SINCE RXOHFRAME WAS LAST SAMPLED "HIGH") TO THE DS3 OVERHEAD BIT, THAT IS BEING OUTPUT VIA THE RXOH OUTPUT PIN	221
Figure 76. Illustration of the signals that are output via the Receive Overhead Output Interface (for Method 1).	223
TABLE 46: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK (METHOD 2)	224
Figure 77. The Terminal Equipment being interfaced to the Receive Overhead Data Output Interface (Method 2) ..	224
TABLE 47: THE RELATIONSHIP BETWEEN THE NUMBER OF RXOHENABLE OUTPUT PULSES ((SINCE RXOHFRAME WAS LAST SAMPLED "HIGH") TO THE DS3 OVERHEAD BIT, THAT IS BEING OUTPUT VIA THE RXOH OUTPUT PIN	225
Figure 78. Illustration of the signals that are output via the Receive Overhead Data Output Interface block (for Method 2).	227
4.3.5 The Receive Payload Data Output Interface	227
Figure 79. The Receive Payload Data Output Interface block	227
TABLE 48: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK	228
Figure 80. The XRT72L52 DS3/E3 Framer IC being interfaced to the Receive Terminal Equipment (Serial Mode Operation)	230
Figure 81. An Illustration of the behavior of the signals between the Receive Payload Data Output Interface block of the XRT72L52 and the Terminal Equipment (Serial Mode Operation)	231
Figure 82. The XRT72L52 DS3/E3 Framer IC being interfaced to the Receive Section of the Terminal Equipment (Nibble-Parallel Mode Operation)	232
Figure 83. An Illustration of the Behavior of the signals between the Receive Payload Data Output Interface Block of the XRT72L52 and the Terminal Equipment (Nibble-Mode Operation).	233
4.3.6 Receive Section Interrupt Processing	233
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0X04)	234

RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0X12)	235
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0X13)	235
RxDS3 CONFIGURATION & STATUS REGISTER (ADDRESS = 0X10)	235
RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0X12)	236
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0X13)	236
RxDS3 CONFIGURATION & STATUS REGISTER (ADDRESS = 0X10)	237
RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0X12)	238
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0X13)	238
RxDS3 CONFIGURATION & STATUS REGISTER (ADDRESS = 0X10)	238
RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0X12)	239
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0X13)	239
RxDS3 CONFIGURATION & STATUS REGISTER (ADDRESS = 0X10)	240
RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0X12)	240
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0X13)	241
RxDS3 STATUS REGISTER (ADDRESS = 0X11)	241
RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0X12)	241
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0X13)	242
RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0X12)	242
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0X13)	243
RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0X12)	244
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0X13)	244
RxDS3 FEAC INTERRUPT ENABLE/STATUS REGISTER (ADDRESS = 0X17)	245
RxDS3 FEAC INTERRUPT ENABLE/STATUS REGISTER (ADDRESS = 0X17)	245
RxDS3 FEAC INTERRUPT ENABLE/STATUS REGISTER (ADDRESS = 0X17)	246
RxDS3 FEAC INTERRUPT ENABLE/STATUS REGISTER (ADDRESS = 0X17)	246
RxDS3 LAPD CONTROL REGISTER (ADDRESS = 0X18)	247
RxDS3 LAPD CONTROL REGISTER (ADDRESS = 0X18)	247
5.0 E3/ITU-T G.751 Operation of the XRT72L52	248
FRAMER OPERATING MODE REGISTER (ADDRESS = 0X00)	248
5.1 DESCRIPTION OF THE E3, ITU-T G.751 FRAMES AND ASSOCIATED OVERHEAD BITS	248
Figure 84. Illustration of the E3, ITU-T G.751 Framing Format.	248
5.1.1 Definition of the Overhead Bits	248
5.2 THE TRANSMIT SECTION OF THE XRT72L52 (E3, ITU-T G.751 MODE OPERATION)	249
Figure 85. The XRT72L52 Transmit Section configured to operate in the E3 Mode	250
5.2.1 The Transmit Payload Data Input Interface Block	250
Figure 86. The Transmit Payload Data Input Interface Block	250
TABLE 49: LISTING AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE TRANSMIT PAYLOAD DATA INPUT INTERFACE	251
Figure 87. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 1 (Serial/Loop-Timed) Operation	253
TXE3 CONFIGURATION REGISTER (ADDRESS = 0X30)	254
TABLE 50:	254
TABLE 51:	255
Figure 88. Behavior of the Terminal Interface signals between the XRT72L52 Transmit Payload Data Input Interface block and the Terminal Equipment (for Mode 1 Operation)	255
FRAMER OPERATING MODE REGISTER (ADDRESS = 0X00)	255
Figure 89. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 2 (Serial/Local-Timed/Frame-Slave) Operation	256
Figure 90. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (Mode 2 Operation)	257
FRAMER OPERATING MODE REGISTER (ADDRESS = 0X00)	258
Figure 91. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 3 (Serial/Local-Timed/Frame-Master) Operation	259
Figure 92. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (E3 Mode 3 Operation)	260
FRAMER OPERATING MODE REGISTER (ADDRESS = 0X00)	260
Figure 93. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 4 (Nibble-Parallel/Loop-Timed) Operation	261
Figure 94. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (Mode 4 Operation)	262

FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	263
Figure 95. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 5 (Nibble-Parallel/Local-Timed/Frame-Slave) Operation	264
Figure 96. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (E3, Mode 5 Operation)	265
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	265
Figure 97. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 6 (Nibble-Parallel/Local-Timed/Frame-Master) Operation	266
Figure 98. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (E3 Mode 6 Operation)	267
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	267
5.2.2 The Transmit Overhead Data Input Interface	268
Figure 99. The Transmit Overhead Data Input Interface block	268
TABLE 52: A LISTING OF THE OVERHEAD BITS WITHIN THE E3 FRAME, AND THEIR POTENTIAL SOURCES, WITHIN THE XRT72L52 IC	269
TABLE 53: DESCRIPTION OF METHOD 1 TRANSMIT OVERHEAD INPUT INTERFACE SIGNALS	270
Figure 100. The Terminal Equipment being interfaced to the Transmit Overhead Data Input Interface (Method 1) ...	271
TABLE 54: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN TXOHCLK, (SINCE TXOHFRAME WAS LAST SAMPLED "HIGH") TO THE E3 OVERHEAD BIT, THAT IS BEING PROCESSED	272
Figure 101. Illustration of the signal that must occur between the Terminal Equipment and the XRT72L52 in order to configure the XRT72L52 to transmit a Yellow Alarm to the remote terminal equipment	273
TABLE 55: DESCRIPTION OF METHOD 2 TRANSMIT OVERHEAD INPUT INTERFACE SIGNALS	274
Figure 102. The Terminal Equipment being interfaced to the Transmit Overhead Data Input Interface (Method 2) ...	275
TABLE 56: THE RELATIONSHIP BETWEEN THE NUMBER OF TXOHENABLE PULSES (SINCE THE LAST OCCURRENCE OF THE TXOHFRAME PULSE) TO THE E3 OVERHEAD BIT, THAT IS BEING PROCESSED BY THE XRT72L52	276
Figure 103. Behavior of Transmit Overhead Data Input Interface signals between the XRT72L52 and the Terminal Equipment (for Method 2)	277
5.2.3 The Transmit E3 HDLC Controller	277
Figure 104. LAPD Message Frame Format	277
TABLE 57: THE LAPD MESSAGE TYPE AND THE CORRESPONDING VALUE OF THE FIRST BYTE, WITHIN THE INFORMATION PAYLOAD	279
TXE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	279
TRANSMIT E3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	280
TABLE 58: RELATIONSHIP BETWEEN TxLAPD MSG LENGTH AND THE LAPD MESSAGE SIZE	280
TXE3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	280
TRANSMIT E3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	281
TXE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	281
TXE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	282
Figure 105. Flow Chart Depicting how to use the LAPD Transmitter	283
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	284
5.2.4 The Transmit E3 Framer Block	284
Figure 106. The Transmit E3 Framer Block and the associated paths to other Functional Blocks	286
TXE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	286
TABLE 59: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (TX AIS ENABLE) WITHIN THE TX E3 CONFIGURATION REGISTER, AND THE RESULTING TRANSMIT E3 FRAMER BLOCK'S ACTION	287
TABLE 60: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (TX LOS) WITHIN THE TX E3 CONFIGURATION REGISTER, AND THE RESULTING TRANSMIT E3 FRAMER BLOCK'S ACTION	287
TXE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	288
TABLE 61:	288
TXE3 SERVICE BITS REGISTER (ADDRESS = 0x35)	288
TXE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	288
TXE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	289
TXE3 FAS ERROR MASK REGISTER - 0 (ADDRESS = 0x48)	290
TXE3 FAS ERROR MASK REGISTER - 1 (ADDRESS = 0x49)	290
TXE3 BIP-4 ERROR MASK REGISTER (ADDRESS = 0x4A)	290
5.2.5 The Transmit E3 Line Interface Block	290
Figure 107. Interfacing the XRT72L52 Framer IC to the XRT73L00 DS3/E3/STS-1 LIU	291
Figure 108. The Transmit E3 LIU Interface block	291
Figure 109. The Behavior of TxPOS and TxNEG signals during data transmission while the Transmit E3 LIU Interface is operating in the Unipolar Mode	292
I/O CONTROL REGISTER (ADDRESS = 0x01)	292
TABLE 62: THE RELATIONSHIP BETWEEN THE CONTENT OF BIT 3 (UNIPOLAR/BIPOLAR) WITHIN THE UNI I/O CONTROL REGISTER	

TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER

AND THE TRANSMIT E3 FRAMER LINE INTERFACE OUTPUT MODE	293
Figure 110. Illustration of AMI Line Code	293
Figure 111. Illustration of two examples of HDB3 Encoding	294
I/O CONTROL REGISTER (ADDRESS = 0x01)	294
TABLE 63: THE RELATIONSHIP BETWEEN BIT 4 (AMI/HDB3*) WITHIN THE I/O CONTROL REGISTER AND THE BIPOLAR LINE CODE THAT IS OUTPUT BY THE TRANSMIT E3 LIU INTERFACE BLOCK	294
I/O CONTROL REGISTER (ADDRESS = 0x01)	295
TABLE 64: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (TxLINECLK INV) WITHIN THE I/O CONTROL REGISTER AND THE TxLINECLK CLOCK EDGE THAT TxPOS AND TxNEG ARE UPDATED ON	295
Figure 112. Waveform/Timing Relationship between TxLineClk, TxPOS and TxNEG - TxPOS and TxNEG are configured to be updated on the rising edge of TxLineClk	295
Figure 113. Waveform/Timing Relationship between TxLineClk, TxPOS and TxNEG - TxPOS and TxNEG are configured to be updated on the falling edge of TxLineClk	296
5.2.6 Transmit Section Interrupt Processing	296
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	296
TxE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	297
TxE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	298
5.3 THE RECEIVE SECTION OF THE XRT72L52 (E3 MODE OPERATION)	298
Figure 114. The XRT72L52 Receive Section configured to operate in the E3 Mode	299
5.3.1 The Receive E3 LIU Interface Block	299
Figure 115. The Receive E3 LIU Interface Block	300
Figure 116. Behavior of the RxPOS, RxNEG and RxLineClk signals during data reception of Unipolar Data	300
I/O CONTROL REGISTER (ADDRESS = 0x01)	301
TABLE 65: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (TxLINECLK INV) WITHIN THE I/O CONTROL REGISTER AND THE TxLINECLK CLOCK EDGE THAT TxPOS AND TxNEG ARE UPDATED ON	301
Figure 117. Interfacing the XRT72L52 Framer IC to the XRT73L00 DS3/E3/STS-1 LIU	301
Figure 118. Illustration of AMI Line Code	302
Figure 119. Illustration of two examples of HDB3 Decoding	303
I/O CONTROL REGISTER (ADDRESS = 0x01)	303
TABLE 66: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (RxLINECLK INV) OF THE I/O CONTROL REGISTER, AND THE SAMPLING EDGE OF THE RxLINECLK SIGNAL	304
Figure 120. Waveform/Timing Relationship between RxLineClk, RxPOS and RxNEG - When RxPOS and RxNEG are to be sampled on the rising edge of RxLineClk	304
Figure 121. Waveform/Timing Relationship between RxLineClk, RxPOS and RxNEG - When RxPOS and RxNEG are to be sampled on the falling edge of RxLineClk	304
5.3.2 The Receive E3 Framer Block	305
Figure 122. The Receive E3 Framer Block and the Associated Paths to Other Functional Blocks	305
Figure 123. The State Machine Diagram for the Receive E3 Framer E3 Frame Acquisition/Maintenance Algorithm	306
Figure 124. Illustration of the E3, ITU-T G.751 Framing Format	306
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	307
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	308
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	308
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	309
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	309
PMON FRAMING BIT/BYTE ERROR COUNT REGISTER - MSB (ADDRESS = 0x52)	309
PMON FRAMING BIT/BYTE ERROR COUNT REGISTER - LSB (ADDRESS = 0x53)	309
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	310
TABLE 67: THE RELATIONSHIP BETWEEN THE LOGIC STATE OF THE RXOOF AND RxLOF OUTPUT PINS, AND THE FRAMING STATE OF THE RECEIVE E3 FRAMER BLOCK	311
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	311
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	311
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	312
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	312
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	312
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	313
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	313
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	313
RxE3 CONFIGURATION & STATUS REGISTER - 1 G.751 (ADDRESS = 0x10)	314
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	314
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	314
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	315

Figure 125. Illustration of the Local Receive E3 Framer block, receiving an E3 Frame (from the Remote Terminal) with a correct BIP-4 Value.	316
Figure 126. Illustration of the Local Receive E3 Framer block, transmitting an E3 Frame (to the Remote Terminal) with the A bit set to "0"	316
Figure 127. Illustration of the Local Receive E3 Framer block, receiving an E3 Frame (from the Remote Terminal) with an incorrect BIP-4 value.	317
Figure 128. Illustration of the Local Receive E3 Framer block, transmitting an E3 Frame (to the Remote Terminal) with the A bit-field set to "1"	318
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	318
PMON PARITY ERROR COUNT REGISTER - MSB (ADDRESS = 0x54)	318
PMON PARITY ERROR COUNT REGISTER - LSB (ADDRESS = 0x55)	319
TxE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	319
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	319
5.3.3 The Receive HDLC Controller Block	319
Figure 129. LAPD Message Frame Format	320
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	321
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	321
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	322
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	322
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	323
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	323
TABLE 68: THE RELATIONSHIP BETWEEN THE CONTENTS OF RxLAPDTYPE[1:0] BIT-FIELDS AND THE PMDL MESSAGE TYPE/SIZE	323
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	324
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	324
Figure 130. Flow Chart depicting the Functionality of the LAPD Receiver	325
5.3.4 The Receive Overhead Data Output Interface	325
Figure 131. The Receive Overhead Output Interface block	326
Figure 132. The Terminal Equipment being interfaced to the Receive Overhead Data Output Interface (Method 1)	327
TABLE 69: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK (FOR METHOD 1)	327
TABLE 70: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN RxOHCLK, (SINCE RxOHFRAME WAS LAST SAMPLED "HIGH") TO THE E3 OVERHEAD BIT, THAT IS BEING OUTPUT VIA THE RxOH OUTPUT PIN	328
Figure 133. Illustration of the signals that are output via the Receive Overhead Output Interface (for Method 1).	328
TABLE 71: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK (METHOD 2)	329
Figure 134. The Terminal Equipment being interfaced to the Receive Overhead Data Output Interface (Method 2)	330
TABLE 72: THE RELATIONSHIP BETWEEN THE NUMBER OF RxOHENABLE OUTPUT PULSES (SINCE RxOHFRAME WAS LAST SAMPLED "HIGH") TO THE E3 OVERHEAD BIT, THAT IS BEING OUTPUT VIA THE RxOH OUTPUT PIN	330
Figure 135. Illustration of the signals that are output via the Receive Overhead Data Output Interface block (for Method 2).	331
5.3.5 The Receive Payload Data Output Interface	331
Figure 136. The Receive Payload Data Output Interface block	331
TABLE 73: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK	332
Figure 137. The Terminal Equipment being interfaced to the Receive Payload Data Input Interface Block (Serial Mode Operation)	334
Figure 138. An Illustration of the behavior of the signals between the Receive Payload Data Output Interface block of the XRT72L52 and the Terminal Equipment	335
Figure 139. The XRT72L52 DS3/E3 Framer IC being interfaced to the Receive Section of the Terminal Equipment (Nibble-Parallel Mode Operation)	336
Figure 140. Illustration of the signals that are output via the Receive Payload Data Output Interface block (for Nibble-Parallel Mode Operation).	337
5.3.6 Receive Section Interrupt Processing	337
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	338
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	339
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	339
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	339
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	340
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	340
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	341
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	342

RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	342
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	343
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	343
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	343
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	344
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	344
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	345
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	345
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	346
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	346
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	346
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	347
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	347
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	348
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	348
6.0 E3/ITU-T G.832 Operation of the XRT72L52	349
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	349
6.1 DESCRIPTION OF THE E3, ITU-T G.832 FRAMES AND ASSOCIATED OVERHEAD BYTES	349
Figure 141. Illustration of the E3, ITU-T G.832 Framing Format.	349
6.1.1 Definition of the Overhead Bytes	349
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	350
TABLE 74: DEFINITION OF THE TRAIL TRACE BUFFER BYTES, WITHIN THE E3, ITU-T G.832 FRAMING FORMAT	350
THE MAINTENANCE AND ADAPTATION (MA) BYTE FORMAT	351
TABLE 75: A LISTING OF THE VARIOUS PAYLOAD TYPE VALUES AND THEIR CORRESPONDING MEANING	352
6.2 THE TRANSMIT SECTION OF THE XRT72L52 (E3 MODE OPERATION)	352
Figure 142. The Transmit Section configured to operate in the E3 Mode	353
6.2.1 The Transmit Payload Data Input Interface Block	353
Figure 143. The Transmit Payload Data Input Interface Block	354
TABLE 76: LISTING AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE TRANSMIT PAYLOAD DATA INPUT INTERFACE	354
Figure 144. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 1 (Serial/Loop-Timed) Operation	356
Figure 145. Behavior of the Terminal Interface signals between the Transmit Payload Data Input Interface block of the XRT72L52 and the Terminal Equipment (for Mode 1 Operation)	357
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	358
Figure 146. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 2 (Serial/Local-Timed/Frame-Slave) Operation	359
Figure 147. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (Mode 2 Operation)	360
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	360
Figure 148. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 3 (Serial/Local-Timed/Frame-Master) Operation	361
Figure 149. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (E3 Mode 3 Operation)	362
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	362
Figure 150. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 4 (Nibble-Parallel/Loop-Timed) Operation	364
Figure 151. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (Mode 4 Operation)	365
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	366
Figure 152. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 5 (Nibble-Parallel/Local-Timed/Frame-Slave) Operation	367
Figure 153. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (E3 Mode 5 Operation)	368
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	368
Figure 154. The Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block for Mode 6 (Nibble-Parallel/Local-Timed/Frame-Master) Operation	369
Figure 155. Behavior of the Terminal Interface signals between the XRT72L52 and the Terminal Equipment (E3 Mode 6 Operation)	370
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	370
6.2.2 The Transmit Overhead Data Input Interface	371
Figure 156. The Transmit Overhead Data Input Interface block	371

TABLE 77: A LISTING OF THE OVERHEAD BITS WITHIN THE E3 FRAME, AND THEIR POTENTIAL SOURCES, WITHIN THE XRT72L52 IC	372
TABLE 78: DESCRIPTION OF METHOD 1 TRANSMIT OVERHEAD INPUT INTERFACE SIGNALS	374
Figure 157. The Terminal Equipment being interfaced to the Transmit Overhead Data Input Interface (Method 1)	376
TABLE 79: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN TXOHCLK, (SINCE "TXOHFRAME" WAS LAST SAMPLED "HIGH") TO THE E3 OVERHEAD BIT, THAT IS BEING PROCESSED	376
Figure 158. Illustration of the signal that must occur between the Terminal Equipment and the XRT72L52, in order to configure the XRT72L52 to transmit a Yellow Alarm to the remote terminal equipment	379
TABLE 80: DESCRIPTION OF METHOD 1 TRANSMIT OVERHEAD INPUT INTERFACE SIGNALS	380
Figure 159. The Terminal Equipment being interfaced to the Transmit Overhead Data Input Interface (Method 2)	381
TABLE 81: THE RELATIONSHIP BETWEEN THE NUMBER OF TXOHENABLE PULSES (SINCE THE LAST OCCURRENCE OF THE TXOHFRAME PULSE) TO THE E3 OVERHEAD BIT, THAT IS BEING PROCESSED BY THE XRT72L52	381
Figure 160. Behavior of Transmit Overhead Data Input Interface signals between the XRT72L52 and the Terminal Equipment (for Method 2)	384
6.2.3 The Transmit E3 HDLC Controller	384
Figure 161. LAPD Message Frame Format	384
TABLE 82: THE LAPD MESSAGE TYPE AND THE CORRESPONDING VALUE OF THE FIRST BYTE, WITHIN THE INFORMATION PAYLOAD	386
TRANSMIT E3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	387
TABLE 83: RELATIONSHIP BETWEEN TxLAPD MSG LENGTH AND THE LAPD MESSAGE SIZE	387
TXE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	387
TXE3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	388
TRANSMIT E3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	388
TXE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	389
TXE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	389
Figure 162. Flow Chart depicting how to use the LAPD Transmitter (LAPD Transmitter is configured to re-transmit the LAPD Message frame repeatedly at One-Second intervals)	391
Figure 163. Flow Chart depicting how to use the LAPD Transmitter (LAPD Transmitter is configured to transmit a LAPD Message frame only once).	392
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	393
6.2.4 The Transmit E3 Framer Block	393
Figure 164. The Transmit E3 Framer Block and the associated paths to other Functional Blocks	395
TXE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	395
TABLE 84: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (TX AIS ENABLE) WITHIN THE TX E3 CONFIGURATION REGISTER, AND THE RESULTING TRANSMIT E3 FRAMER BLOCK'S ACTION	396
TABLE 85: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (TX LOS) WITHIN THE TX E3 CONFIGURATION REGISTER, AND THE RESULTING TRANSMIT E3 FRAMER BLOCK'S ACTION	396
.....	397
.....	397
6.2.5 The Transmit E3 Line Interface Block	398
Figure 165. Interfacing the XRT72L52 Framer IC to the XRT73L00 DS3/E3/STS-1 LIU	399
Figure 166. The Transmit E3 LIU Interface block	399
Figure 167. The Behavior of TxPOS and TxNEG signals during data transmission while the Transmit E3 LIU Interface is operating in the Unipolar Mode	400
I/O CONTROL REGISTER (ADDRESS = 0x01)	400
TABLE 86: THE RELATIONSHIP BETWEEN THE CONTENT OF BIT 3 (UNIPLAR/BIPOLAR) WITHIN THE UNI I/O CONTROL REGISTER AND THE TRANSMIT E3 FRAMER LINE INTERFACE OUTPUT MODE	401
Figure 168. Illustration of AMI Line Code	401
Figure 169. Illustration of two examples of HDB3 Encoding	402
I/O CONTROL REGISTER (ADDRESS = 0x01)	402
TABLE 87: THE RELATIONSHIP BETWEEN BIT 4 (AMI/HDB3*) WITHIN THE I/O CONTROL REGISTER AND THE BIPOLAR LINE CODE THAT IS OUTPUT BY THE TRANSMIT E3 LIU INTERFACE BLOCK	402
.....	403
TABLE 88: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (TxLINECLK INV) WITHIN THE I/O CONTROL REGISTER AND THE TxLINECLK CLOCK EDGE THAT TxPOS AND TxNEG ARE UPDATED ON	403
Figure 170. Waveform/Timing Relationship between TxLineClk, TxPOS and TxNEG - TxPOS and TxNEG are configured to be updated on the rising edge of TxLineClk	403
Figure 171. Waveform/Timing Relationship between TxLineClk, TxPOS and TxNEG - TxPOS and TxNEG are configured to be updated on the falling edge of TxLineClk	404
6.2.6 Transmit Section Interrupt Processing	404
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	404
TXE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	405
TXE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	406

6.3 THE RECEIVE SECTION OF THE XRT72L52 (E3 MODE OPERATION)	406
Figure 172. The XRT72L52 Receive Section configured to operate in the E3 Mode	406
6.3.1 The Receive E3 LIU Interface Block	407
Figure 173. The Receive E3 LIU Interface Block	407
Figure 174. Behavior of the RxPOS, RxNEG and RxLineClk signals during data reception of Unipolar Data	408
I/O CONTROL REGISTER (ADDRESS = 0x01)	408
TABLE 89: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 3 (UNIPOLAR/BIPOLAR) WITHIN THE I/O CONTROL REGISTER .	
408	
Figure 175. Interfacing the XRT72L52 Framer IC to the XRT73L00 DS3/E3/STS-1 LIU	409
Figure 176. Illustration of AMI Line Code	409
Figure 177. Illustration of two examples of HDB3 Decoding	410
I/O CONTROL REGISTER (ADDRESS = 0x01)	411
TABLE 90: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (RXLINECLK INV) OF THE I/O CONTROL REGISTER, AND THE	
SAMPLING EDGE OF THE RXLINECLK SIGNAL	411
Figure 178. Waveform/Timing Relationship between RxLineClk, RxPOS and RxNEG - When RxPOS and RxNEG are to be	
sampled on the rising edge of RxLineClk	411
Figure 179. Waveform/Timing Relationship between RxLineClk, RxPOS and RxNEG - When RxPOS and RxNEG are to be	
sampled on the falling edge of RxLineClk	412
6.3.2 The Receive E3 Framer Block	412
Figure 180. The Receive E3 Framer Block and the Associated Paths to Other Functional Blocks	412
Figure 181. The State Machine Diagram for the Receive E3 Framer E3 Frame Acquisition/Maintenance Algorithm	414
Figure 182. Illustration of the E3, ITU-T G.832 Framing Format	415
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	416
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	416
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	417
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	417
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	417
PMON FRAMING BIT/BYTE ERROR COUNT REGISTER - MSB (ADDRESS = 0x52)	418
PMON FRAMING BIT/BYTE ERROR COUNT REGISTER - LSB (ADDRESS = 0x53)	418
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	418
TABLE 91: THE RELATIONSHIP BETWEEN THE LOGIC STATE OF THE RXOOF AND RXLOF OUTPUT PINS, AND THE FRAMING STATE	
OF THE RECEIVE E3 FRAMER BLOCK	419
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	419
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	419
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	420
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	420
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	421
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	421
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	421
THE MAINTENANCE AND ADAPTATION (MA) BYTE FORMAT	422
RxE3 CONFIGURATION & STATUS REGISTER 1 - (E3, ITU-T G.832) (ADDRESS = 0x10)	422
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x13)	422
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	422
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	423
Figure 183. Illustration of the Local Receive E3 Framer block, receiving an E3 Frame (from the Remote Terminal) with a	
correct EM Byte.	424
Figure 184. Illustration of the Local Receive E3 Framer block, transmitting an E3 Frame (to the Remote Terminal) with the	
FEBE bit (within the MA byte-field) set to "0"	424
Figure 185. Illustration of the Local Receive E3 Framer block, receiving an E3 Frame (from the Remote Terminal) with an	
incorrect EM Byte.	425
Figure 186. Illustration of the Local Receive E3 Framer block, transmitting an E3 Frame (to the Remote Terminal) with the	
FEBE bit (within the MA byte-field) set to "1"	426
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	426
PMON PARITY ERROR COUNT REGISTER - MSB (ADDRESS = 0x54)	426
PMON PARITY ERROR COUNT REGISTER - LSB (ADDRESS = 0x55)	427
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	427
PMON FEBE EVENT COUNT REGISTER - MSB (ADDRESS = 0x56)	427
PMON FEBE EVENT COUNT REGISTER - LSB (ADDRESS = 0x57)	427
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	428
6.3.3 The Receive HDLC Controller Block	428

Figure 187. LAPD Message Frame Format	429
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	430
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	431
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	431
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	431
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	432
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	432
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	433
TABLE 92: THE RELATIONSHIP BETWEEN THE CONTENTS OF RxLAPDTYPE[1:0] BIT-FIELDS AND THE PMDL MESSAGE TYPE/SIZE 433	
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	434
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	434
Figure 188. Flow Chart depicting the Functionality of the LAPD Receiver	435
6.3.4 The Receive Overhead Data Output Interface	435
Figure 189. The Receive Overhead Output Interface block	436
Figure 190. The Terminal Equipment being interfaced to the Receive Overhead Data Output Interface (Method 1)	437
TABLE 93: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK 437	
TABLE 94: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN RxOHCLK, (SINCE RxOHFRAME WAS LAST SAMPLED "HIGH") TO THE E3 OVERHEAD BIT, THAT IS BEING OUTPUT VIA THE RxOH OUTPUT PIN	438
Figure 191. Illustration of the signals that are output via the Receive Overhead Output Interface (for Method 1).	440
TABLE 95: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK (METHOD 2)	441
Figure 192. The Terminal Equipment being interfaced to the Receive Overhead Data Output Interface (Method 2)	441
TABLE 96: THE RELATIONSHIP BETWEEN THE NUMBER OF RxOHENABLE OUTPUT PULSES (SINCE RxOHFRAME WAS LAST SAMPLED "HIGH") TO THE E3 OVERHEAD BIT, THAT IS BEING OUTPUT VIA THE RxOH OUTPUT PIN	442
Figure 193. Illustration of the signals that are output via the Receive Overhead Data Output Interface block (for Method 2). 444	
6.3.5 The Receive Payload Data Output Interface	444
Figure 194. The Receive Payload Data Output Interface block	444
TABLE 97: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK 445	
Figure 195. The Terminal Equipment being interfaced to the Receive Payload Data Input Interface Block (Serial Mode Operation)	447
Figure 196. An Illustration of the behavior of the signals between the Receive Payload Data Output Interface block of the XRT72L52 and the Terminal Equipment	448
Figure 197. The XRT72L52 DS3/E3 Framer IC being interfaced to the Receive Section of the Terminal Equipment (Nibble- Parallel Mode Operation)	449
Figure 198. Illustration of the signals that are output via the Receive Overhead Data Output Interface block (for Method 2). 450	
6.3.6 Receive Section Interrupt Processing	450
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	451
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	452
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	452
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	452
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	453
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	453
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	454
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	454
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	455
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	455
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	456
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	456
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	456
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	457
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	457
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	458
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	458
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	459
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	459

TWO CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER

<i>RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)</i>	459
<i>RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)</i>	460
<i>RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)</i>	460
<i>RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)</i>	460
<i>RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)</i>	461
<i>RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)</i>	461
<i>RxE3 CONFIGURATION & STATUS REGISTER 1 (ADDRESS = 0x10)</i>	462
<i>RxE3 CONFIGURATION & STATUS REGISTER 1 (ADDRESS = 0x10)</i>	462
<i>RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)</i>	462
<i>RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)</i>	463
<i>RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)</i>	463
<i>RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)</i>	463
7.0 diagnostic operation of the xrt72L52 framer ic	464
<i>Figure 199. The Framer Local Loop-back Path within the XRT72L52 DS3/E3 Framer IC</i>	464
8.0 High Speed HDLC Controller Mode of Operation	465
<i>8.1 CONFIGURING THE XRT72L52 TO OPERATE IN THE HIGH SPEED HDLC CONTROLLER MODE</i>	465
<i>HDLC CONTROL REGISTER (ADDRESS = 0x82)</i>	466
<i>8.2 OPERATING THE HIGH SPEED HDLC CONTROLLER</i>	466
8.2.1 Operating the Transmit HDLC Controller Block	466
<i>TABLE 98: DESCRIPTION OF EACH OF THE TRANSMIT HDLC CONTROLLER PIN</i>	466
<i>Figure 200. TxHDLC timing for CRC16</i>	468
<i>Figure 201. TxHDLC timing for CRC32</i>	468
<i>Figure 202. An Outbound HDLC Frame when CRC-32 is selected.</i>	468
<i>Figure 203. An Outbound HDLC Frame when CRC-16 is selected</i>	469
8.2.2 Operating the Receive HDLC Controller Block	469
<i>TABLE 99: DESCRIPTION OF EACH OF THE RECEIVE HDLC CONTROLLER PINS</i>	469
<i>Figure 204. Timing Diagram for RxHDLC Operation</i>	470
ORDERING INFORMATION	471
PACKAGE DIMENSIONS	471
<i>REVISION HISTORY</i>	472

PIN DESCRIPTIONS

PIN DESCRIPTION

PIN #	PIN NAME	TYPE	DESCRIPTION
1	VDD	****	Power Supply 3.3V \pm 5%
2	RxOOF[0]	O	Receiver Out of Frame Indicator: The Receive Section of the XRT72L52 Framer asserts this output signal whenever it has declared an Out of Frame (OOF) condition with the incoming DS3 or E3 frames. This signal is negated when the framer locates the framing alignment bits or bytes and correctly aligns itself with the incoming DS3 or E3 frames.
3	RxLOS[0]	O	Receive Section - Loss of Signal Output Indicator: This pin is asserted when the Receive Section encounters a string of 180 consecutive "0's" for DS3 operation or 32 consecutive "0's" for E3 operation via the RxPOS and RxNEG pins. This pin is negated once the Receive Section has detected at least 60 pulses within 180 bit-periods for DS3 operation or the Receive Section has detected a string of 32 consecutive bits that does not contain a string of 4 consecutive 0's, for E3 operation.
4	EncoDis[0]	O	Encoder (HDB3) Disable Output pin (intended to be connected to the XRT73L0x DS3/E3 Line Interface Unit IC): This output pin is intended to be connected to the ENDECDIS input pin of the XRT73L0x DS3/E3 Line Interface Unit IC when the device is being used in Hardware mode. The user can control the state of this output pin by writing a "0" or "1" to Bit 3 (Encodis) within the Line Interface Driver Register (Address = 0x80). If this signal is toggled "High" then it disables the B3ZS/HDB3 encoder circuitry within the XRT73L0x IC. If this output signal is toggled "Low", then the B3ZS/HDB3 Encoder circuitry within the XRT73L0x IC is enabled. If the XRT72L52 Framer has been configured to operate in the B3ZS/HDB3 line code, disable the B3ZS/HDB3 encoder within the XRT73L0x IC. NOTE: If the XRT73L0x DS3/E3 Line Interface Unit IC is not used, this output pin may be used for other purposes.

PIN DESCRIPTION

PIN #	PIN NAME	TYPE	DESCRIPTION
5	TxLev[0]	O	<p>Transmit Line Build-Out Enable/Disable Select Output (to be connected to the XRT73L0x DS3/E3 Line Interface Unit IC):</p> <p>This output pin is intended to be connected to the TxLev input pin of the XRT73L0x DS3/E3 Line Interface Unit IC. To control the state of this output pin, write a "0" or "1" to Bit 2 (TxLev) within the Line Interface Driver Register (Address = 0x80).</p> <p>For DS3 Application:</p> <p>If the user toggles this signal "High", then the Transmit Line Build-Out circuit within the XRT73L0x is disabled. In this mode, the XRT73L0x outputs unshaped (e.g., square) pulses onto the line via the TTIP and TRING output pins.</p> <p>If the user toggles this signal "Low", then the Transmit Line Build-Out circuit within the XRT73L0x is disabled. In this mode, the XRT73L0x outputs shaped (e.g., more rounded) pulses onto the line via the TTIP and TRING output pins.</p> <p>In order to comply with the DSX-3 Isolated Pulse Template Requirement per Bellcore GR-499-CORE, command this output pin to be "High" if the cable length between the transmit output of the XRT73L0x and the DSX-3 Cross-Connect System is greater than 225 feet. If the cable length is less than 225 feet, command this output pin to be "Low".</p> <p>For E3 Applications:</p> <p>This pin can be used as a General Purpose Output pin. The Transmit Line Build-Out circuitry within the XRT73L0x is not active for E3 applications.</p> <p>NOTE: If the XRT73L0x DS3/E3 Line Interface Unit IC is not used, this output pin may be used for other purposes.</p>
6	GND	****	Ground
7	NC		
8	TDI	I	Test Data In: Boundary Scan Test data input.
9	TCK	I	Test Clock: Boundary Scan clock input.
10	NC		
11	TRST	I	JTAG Reset Pin: Resets Boundary Scan Logic.
12	TMS	I	Test Mode Select: Boundary Scan Mode Select input.
13	GND	****	Ground
14	TDO	O	Test Data Out: Boundary Scan test data output.
15	RxOutClk[0]/ RxHDLCdat7[0]	O	<p>Receive Out Clock - Transmit Terminal Interface Clock for Loop-Timing:</p> <p>This clock signal functions as the Terminal Interface clock source if the XRT72L52 Framer is operating in the loop-timing mode.</p> <p>In this mode, the Transmitting Terminal Equipment is expected to input data to the Framer, via the TxSer input pin, upon the rising edge of this clock signal. The XRT72L52 uses the rising edge of this clock signal to sample the data at the TxSer input.</p> <p>This clock signal is a buffered version of the RxLineClk signal.</p> <p>Receive HDLC Data Output - 7:</p> <p>This pin contains bit 7 RxHDLC data when the HDLC controller is on.</p>

PIN DESCRIPTION

PIN #	PIN NAME	TYPE	DESCRIPTION
16	TxNEG[0]	O	<p>Transmit Negative Polarity Pulse: The exact role of this output pin depends upon whether the Framer is operating in the Unipolar or Bipolar Mode.</p> <p>Unipolar Mode: This output signal pulses "High" for one bit period at the end of each outbound DS3 or E3 frame. This output signal is at a logic "Low" for all of the remaining bit-periods of the outbound DS3 or E3 frames</p> <p>Bipolar Mode: This output pin functions as one of the two dual-rail output signals that commands the sequence of pulses to be driven on the line. TxPOS is the other output pin. This input is typically connected to the TNDATA input of the external DS3/E3 Line Interface Unit IC. When this output is asserted, it commands the LIU to generate a negative polarity pulse on the line.</p>
17	TxPOS[0]	O	<p>Transmit Positive Polarity Pulse: The exact role of this output pin depends upon whether the Framer is operating in the Unipolar or Bipolar Mode.</p> <p>Unipolar Mode: This output pin functions as the Single-Rail output signal for the outbound DS3 or E3 data stream. The signal at this output pin is updated on the user-selected edge of the TxLineClk signal.</p> <p>Bipolar Mode: This output pin functions as one of the two dual rail output signals that commands the sequence of pulses to be driven on the line. TxNEG is the other output pin. This input is typically connected to the TPDATA input of the external DS3 or E3 Line Interface Unit IC. When this output is asserted, it commands the LIU to generate a positive polarity pulse on the line</p>
18	TxLineClk[0]	O	<p>Transmit Line Interface Clock: This clock signal is output to the Line Interface Framer along with the TxPOS and TxNEG signals. This output clock signal provides the LIU with timing information that it can use to generate the AMI pulses and deliver them over the transmission medium to the Far-End Receiver. The source of this clock can be configured to be either the RxLineClk from the Receiver portion of the Framer or the TxInClk input. The nominal frequency of this clock signal is 34.368 MHz.</p>
19	VDD	****	<p>Power Supply 3.3V ± 5%</p>
20	TxFrameRef[0]	I	<p>Transmit Framer Reference Input: This input pin functions as the Transmit Frame Generation reference signal if the XRT72L52 has been configured to operate in the Local-Time/Frame Slave Mode. If the XRT72L52 has been configured to operate in the Local-Time/Frame-Slave Mode, then the user's terminal equipment is expected to apply a pulse to this input pin once every 106.4 microseconds for DS3 applications, once every 125 microseconds for E3, ITU-T G.832 applications or once every 44.7 microseconds for E3, ITU-T G.751 applications.</p> <p>In the Local-Time/Frame-Slave Mode, the Transmit Section of the XRT72L52 Framer initiates its generation of a new outbound DS3 or E3 frame upon the rising edge of this signal.</p> <p>NOTE: To configure the XRT72L52 Framer to operate in the Local Time/Frame Slave Mode, write "xxxx xx01" into the Framer Operating Mode Register (Address = 0x00).</p>

PIN DESCRIPTION

PIN #	PIN NAME	TYPE	DESCRIPTION
21	RxNEG[0]	I	<p>Receive Negative Data Input: The exact role of this input pin depends upon whether the Framer is operating in the Unipolar or Bipolar Mode.</p> <p>Unipolar Mode: This input pin is inactive and should be pulled "Low" or "High" when the Framer is operating in the Unipolar Mode.</p> <p>Bipolar Mode: This input pin functions as one of the dual rail inputs for the incoming AMI/HDB3 encoded DS3 or E3 data that has been received from an external Line Interface Unit (LIU) IC. RxPOS functions as the other dual rail input for the Framer. When this input pin is asserted, the LIU has received a negative polarity pulse from the line.</p>
22	TxInClk[0]	I	<p>Transmit Framer Reference Clock Input: This input pin functions as the Timing Reference for the Transmit Section of the XRT72L52 Framer if the device has been configured to operate in the Local-Time Mode. If the XRT72L52 Framer has been configured to operate in the Local-Time Mode, the Transmit Payload Data Input Interface samples the data at the TxSer input pin upon the rising edge of TxInClk. For E3 applications, apply a 34.368MHz clock signal. For DS3 applications, apply a 44.736MHz clock signal.</p> <p>NOTE: To configure the XRT72L52 Framer to operate in the Local-Time mode, write "xxxx xx01" or "xxxx xx1x" into the Framer Operating Mode register (Address = 0x00).</p>
23	RxPOS[0]	I	<p>Receive Positive Data Input: The exact role of this input pin depends upon whether the Framer is operating in the Unipolar or Bipolar Mode.</p> <p>Unipolar Mode: This input pin functions as the Single-Rail input for the incoming E3 data stream. The signal at this input pin is sampled and latched into the Receive DS3/E3 Framer on the user-selected edge of the RxLineClk signal.</p> <p>Bipolar Mode: This input functions as one of the dual rail inputs for the incoming AMI/HDB3 encoded DS3 or E3 data that has been received from an external Line Interface Unit (LIU) IC. RxNEG functions as the other dual rail input for the Framer. When this input pin is asserted, the LIU has received a positive polarity pulse from the line.</p>
24	RxLineClk[0]	I	<p>Receiver LIU (Recovered) Clock: This input signal serves three purposes:</p> <ol style="list-style-type: none"> 1. The Receive Framer uses it to sample and latch the signals at the RxPOS and RxNEG input pins into the Receive Framer circuitry. 2. This input signal functions as the timing reference for the Receive Framer block. 3. The Transmit Framer block can be configured to use this input signal as its timing reference. <p>This signal is the recovered clock from the external DS3/E3 LIU (Line Interface Unit) IC, which is derived from the incoming DS3/E3 data.</p>
25	NC		
26	TxFrameRef[1]	I	See Description for Pin 20

PIN DESCRIPTION

PIN #	PIN NAME	TYPE	DESCRIPTION
27	RxNEG[1]	I	See Description for Pin 21
28	TxInClk[1]	I	See Description for Pin 22
29	RxPOS[1]	I	See Description for Pin 23
30	RxLineClk[1]	I	See Description for Pin 24
31	GND	****	Ground
32	TxLineClk[1]	O	See Description for Pin 18
33	TxPOS[1]	O	See Description for Pin 17
34	TxNEG[1]	O	See Description for Pin 16
35	RxOutClk[1]/ RxHDLCDat7[1]	O	See Description for Pin 15
36	VDD	****	Power Supply 3.3V \pm 5%
37	NC		
38	DMO[1]	I	See Description for Pin 150
39	ExtLOS[1]	I	See Description for Pin 151
40	RLOL[1]	I	<p>Receive Loss of Lock Indicator - from the XRT73L0x DS3/E3 Line Interface Unit IC:</p> <p>This input pin is intended to be connected to the RLOL output pin of the XRT73L0x Line Interface Unit IC. The user can monitor the state of this pin by reading the state of Bit 1 (RLOL) within the Line Interface Scan Register (Address = 0x81).</p> <p>If this input pin is "Low", then the clock recovery phase-locked-loop circuitry within the XRT73L0x is properly locked onto the incoming DS3 E3 data-stream and is properly recovering clock and data from this DS3/E3 data-stream. If this input pin is "High", then the phase-locked-loop circuitry within the XRT73L0x has lost lock with the incoming DS3 or E3 data-stream and is not properly recovering clock and data.</p> <p>For more information on the operation of the XRT73L0x DS3/E3 Line Interface Unit IC, please consult the XRT73L0x DS3/E3 Line Interface Unit data sheet.</p> <p>NOTE: <i>If the XRT73L0x DS3/E3 Line Interface Unit IC is not used, this input pin can be used for other purposes.</i></p>
41	GND	****	Ground
42	RLOOP[1]	O	See Description for Pin 155
43	LLOOP[1]	O	See Description for Pin 156
44	$\overline{\text{Req}}$ [1]	O	See Description for Pin 157
45	TAOS[1]	O	See Description for Pin 158
46	RxRed[1]	O	See Description for Pin 159
47	RxAIS[1]	O	See Description for Pin 160
48	RxOOF[1]	O	See Description for Pin 2
49	RxLOS[1]	O	See Description for Pin 3

PIN DESCRIPTION

PIN #	PIN NAME	TYPE	DESCRIPTION
50	EncoDis[1]	O	See Description for Pin 4
51	TxLev[1]	O	See Description for Pin 5
52	GND	****	Ground
53	TxAISEn[1]	I	See Description for Pin 138
54	TxOH[1]/ TxHDLCDat5[1]	I	See Description for Pin 139
55	TxOHIns[1]/ TxHDLCDat4[1]	I	See Description for Pin 140
56	VDD	****	Power Supply 3.3V \pm 5%
57	TxOHEnable[1]/ TxHDLCDat7[1]	O I	See Description for Pin 142
58	TxOHFrame[1]/ TxHDLCCIk[1]	O	See Description for Pin 144
59	TxOHCIk[1]	O	See Description for Pin 143
60	RxOH[1]/ RxHDLCDat6[1]	O	See Description for Pin 148
61	RxOHFrame[1]/ RxHDLCDat4[1]	O	See Description for Pin 146
62	RxOHEnable[1]/ RxHDLCDat5[1]	O	See Description for Pin 145
63	RxOHCIk[1]/ RxHDLCCIk[1]	O	See Description for Pin 147
64	GND	****	Ground
65	RxOHInd[1]	O	See Description for Pin 124
66	RxNib3[1]/ RxHDLCDat3[1]	O	See Description for Pin 118
67	RxNib2[1]/ RxHDLCDat2[1]	O	See Description for Pin 119
68	RxNib1[1]/ RxHDLCDat1[1]	O	See Description for Pin 120
69	RxNib0[1]/ RxHDLCDat0[1]	O	See Description for Pin 121
70	RxCIk[1]	O	See Description for Pin 126
71	VDD	****	Power Supply 3.3V \pm 5%
72	RxSer[1]/ RxIdle[1]	O	See Description for Pin 125
73	RxFrame[1]	O	See Description for Pin 122

PIN DESCRIPTION

PIN #	PIN NAME	TYPE	DESCRIPTION
74	TxNibFrame[1]/ ValFCS[1]	O	See Description for Pin 129
75	TxFram[1]	O	See Description for Pin 128
76	TxNIBClk[1]/ SndFCS[1]	O I	See Description for Pin 130
77	TxOHInd[1]/ TxHDLCDat6[1]	O I	See Description for Pin 131
78	GND	****	Ground
79	TxSer[1]/ SndMsg[1]	I	See Description for Pin 133
80	TxNib3[1]/ TxHDLCDat3[1]	I	See Description for Pin 134
81	TxNib2[1]/ TxHDLCDat2[1]	I	See Description for Pin 135
82	TxNib1[1]/ TxHDLCDat1[1]	I	See Description for Pin 136
83	TxNib0[1]/ TxHDLCDat0[1]	I	See Description for Pin 137
84	NC		
85	$\overline{RD_DS}$	I	<p>Read Data Strobe (Intel Mode): If the microprocessor interface is operating in the Intel Mode, then this input functions as the \overline{RD} (READ STROBE) input signal from the local μP. Once this active-low signal is asserted, then the Framer places the contents of the addressed registers within the Framer on the Microprocessor Data Bus (D(7:0)). When this signal is negated, the Data Bus is tri-stated.</p> <p>Data Strobe (Motorola Mode): If the microprocessor interface is operating in the Motorola mode, then this pin functions as the active-low Data Strobe signal.</p>
86	TestMode	***	<p>Factory Test Pin: This pin should be tied to Ground.</p>