



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



FOUR CHANNEL DS3/E3 FRAMER IC WITH HDLC CONTROLLER

JANUARY 2001

REV. P1.1.2

GENERAL DESCRIPTION

The XRT72L54, 4 Channel DS3/E3 Framer IC is designed to accept "User Data" from the Terminal Equipment and insert this data into the "payload" bit-fields within an "outbound" DS3/E3 Data Stream. Further, the Framer IC is also designed to receive an "inbound" DS3/E3 Data Stream (from the Remote Terminal Equipment) and extract out the "User Data".

The XRT72L54 DS3/E3 Framer device is designed to support full-duplex data flow between Terminal Equipment and an LIU (Line Interface Unit) IC. The Framer Device will transmit, receive and process data in the DS3-C-bit Parity, DS3-M13, E3-ITU-T G.751 and E3-ITU-T G.832 Framing Formats.

The XRT72L54 DS3/E3 Framer IC consists of Four Transmit sections, Four Receiver sections, Four Performance Monitor Sections and a Microprocessor interface.

The Transmit Sections, include a Transmit Payload Data Input Interface, a Transmit Overhead data Input Interface Section, a Transmit HDLC Controller, a Transmit DS3/E3 Framer block and a Transmit LIU Interface Block which permits the Terminal Equipment to transmit data to a remote terminal.

The Receive Sections, consist of a Receive LIU Interface, a Receive DS3/E3 Framer, a Receive HDLC Controller, a Receive Payload Data Output Interface, and a Receive Overhead Data Interface which allows

the local terminal equipment to receive data from remote terminal equipment.

The Microprocessor Interface is used to configure the Framer IC in different operating modes and monitor the performance of the Framer.

The Performance Monitor Sections consist of a large number of "Reset-upon-Read" and "Read-Only" registers that contain cumulative and "one-second" statistics that reflect the performance/health of the Four channels of the Framer IC/system.

FEATURES

- Transmits, Receives and Processes data in the DS3-C-bit Parity, DS3-M13, E3-ITU-T G.751 and E3-ITU-T G.832 Framing Formats.
- 6 Channel HDLC Controller - Tx and Rx
- Interfaces to all Popular Microprocessors
- Integrated Framer Performance Monitor
- Available in a 272 Ball PBGA package
- 3.3V Power Supply, 5V Tolerant I/O
- Operating Temperature -40°C to +85°C

APPLICATIONS

- Network Interface Units
- CSU/DSU Equipment.
- PCM Test Equipment
- Fiber Optic Terminals
- DS3/E3 Frame Relay Equipment

FIGURE 1. BLOCK DIAGRAM OF THE XRT72L54





FIGURE 2. PIN OUT OF THE XRT72L54



ORDERING INFORMATION

PART NUMBER	PACKAGE TYPE	OPERATING TEMPERATURE RANGE
XRT72L54	27x27 mm 272 Ball PBGA	-40°C to +85°C

TABLE OF CONTENTS

GENERAL DESCRIPTION	1
FEATURES	1
APPLICATIONS	1
Figure 1. Block Diagram of the XRT72L54	1
Figure 2. Pin Out of the XRT72L54	2
ORDERING INFORMATION	2
ELECTRICAL CHARACTERISTICS	28
ABSOLUTE MAXIMUMS	28
DC ELECTRICAL CHARACTERISTICS	28
AC ELECTRICAL CHARACTERISTICS	28
AC ELECTRICAL CHARACTERISTICS (CONT.)	30
1.0 Timing Diagrams	34
Figure 3. Timing Diagram for Transmit Payload Input Interface, when the XRT72L54 Device is operating in both the DS3 and Loop-Timing Modes	34
Figure 4. Timing Diagram for the Transmit Payload Input Interface, when the XRT72L54 Device is operating in both the DS3 and Local-Timing Modes	34
Figure 5. Timing Diagram for the Transmit Payload Data Input Interface, when the XRT72L54 Device is operating in both the DS3/Nibble and Looped-Timing Modes	35
Figure 6. Timing Diagram for the Transmit Payload Data Input Interface, when the XRT72L54 Device is operating in the DS3/Nibble and Local-Timing Modes	35
Figure 7. Timing Diagram for the Transmit Overhead Data Input Interface (Method 1 Access)	36
Figure 8. Timing Diagram for the Transmit Overhead Data Input Interface (Method 2 Access)	36
Figure 9. Transmit LIU Interface Timing - Framer is configured to update "TxPOS" and "TxNEG" on the rising edge of "TxLineClk"	37
Figure 10. Transmit LIU Interface Timing - Framer is configured to update "TxPOS" and "TxNEG" on the falling edge of "TxLineClk"	37
Figure 11. Receive LIU Interface Timing - Framer is configured to sample "RxPOS" and "RxNEG" on the rising edge of "RxLineClk"	38
Figure 12. Receiver LIU Interface Timing - Framer is configured to sample "RxPOS" and "RxNEG" on the falling edge of "RxLineClk"	38
Figure 13. Receive Payload Data Output Interface Timing	39
Figure 14. Receive Payload Data Output Interface Timing (Nibble Mode Operation)	39
Figure 15. Receive Overhead Data Output Interface Timing (Method 1 - Using RxOHClk)	40
Figure 16. Receive Overhead Data Output Interface Timing (Method 2 - Using RxOHEnable)	40
Figure 17. Microprocessor Interface Timing - Intel Type Programmed I/O Read Operations	41
Figure 18. Microprocessor Interface Timing - Intel Type Programmed I/O Write Operations	41
Figure 19. Microprocessor Interface Timing - Intel Type Read Burst Access Operation	42
Figure 20. Microprocessor Interface Timing - Intel type Write Burst Access Operation	42
Figure 21. Microprocessor Interface Timing - Motorola Type Programmed I/O Read Operation	43
Figure 22. Microprocessor Interface Timing - Motorola Type Programmed I/O Write Operation	43
Figure 23. Microprocessor Interface Timing - Reset Pulse Width	44
2.0 The Microprocessor Interface Block	45
2.1 CHANNEL SELECTION WITHIN THE XRT72L54 DEVICE	45
TABLE 1: THE RELATIONSHIP BETWEEN ADDRESS BITS A9, A10 AND THE SELECTED CONFIGURATION REGISTER BANK	45
Figure 24. Simple Block Diagram of the Microprocessor Interface Block, within the Framer IC	46
2.2 THE MICROPROCESSOR INTERFACE BLOCK SIGNAL	46
TABLE 2: DESCRIPTION OF THE MICROPROCESSOR INTERFACE SIGNALS THAT EXHIBIT CONSTANT ROLES IN BOTH THE INTEL AND MOTOROLA MODES	47
TABLE 3: PIN DESCRIPTION OF MICROPROCESSOR INTERFACE SIGNALS - WHILE THE MICROPROCESSOR INTERFACE IS OPERATING IN THE INTEL MODE	47
TABLE 4: PIN DESCRIPTION OF THE MICROPROCESSOR INTERFACE SIGNALS WHILE THE MICROPROCESSOR IN-	

TERFACE IS OPERATING IN THE MOTOROLA MODE	48
2.3 INTERFACING THE XRT72L54 DS3/E3 FRAMER TO THE LOCAL μ C/ μ P VIA THE MICROPROCESSOR INTERFACE BLOCK	48
2.3.1 Interfacing the XRT72L54 DS3/E3 Framer to the Microprocessor over an 8 bit wide bi-directional Data Bus	48
2.3.2 Data Access Modes	49
Figure 25. Behavior of Microprocessor Interface signals during an Intel-type Programmed I/O Read Operation	50
Figure 26. Behavior of the Microprocessor Interface Signals, during an Intel-type Programmed I/O Write Operation	51
Figure 27. Illustration of the Behavior of Microprocessor Interface signals, during a Motorola-type Programmed I/O Read Operation	52
Figure 28. Illustration of the Behavior of the Microprocessor Interface signal, during a Motorola-type Programmed I/O Write Operation	53
Figure 29. Behavior of the Microprocessor Interface Signals, during the Initial Read Operation of a Burst Cycle (Intel Type Processor)	54
Figure 30. Behavior of the Microprocessor Interface Signals, during subsequent Read Operations within the Burst I/O Cycle	55
Figure 31. Behavior of the Microprocessor Interface signals, during the Initial Write Operation of a Burst Cycle (Intel-type Processor)	57
Figure 32. Behavior of the Microprocessor Interface Signals, during subsequent Write Operations within the Burst I/O Cycle	58
Figure 33. Behavior of the Microprocessor Interface Signals, during the Initial Read Operation of a Burst Cycle (Motorola Type Processor)	59
Figure 34. Behavior the Microprocessor Interface Signals, during subsequent Read Operations within the Burst I/O Cycle (Motorola-type μ C/ μ P)	60
Figure 35. Behavior of the Microprocessor Interface signals, during the Initial Write Operation of a Burst Cycle (Motorola-type Processor)	61
Figure 36. Behavior of the Microprocessor Interface Signals, during subsequent Write Operations with the Burst I/O Cycle (Motorola-type μ C/ μ P)	62
2.4 ON-CHIP REGISTER ORGANIZATION	62
2.4.1 Framer Register Addressing	62
TABLE 5: REGISTER ADDRESSING OF THE FRAMER PROGRAMMER REGISTERS	63
2.4.2 Framer Register Description	66
PART NUMBER REGISTER (ADDRESS = 0x02)	69
VERSION NUMBER REGISTER (ADDRESS = 0x03)	69
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	69
BLOCK INTERRUPT STATUS REGISTER (ADDRESS = 0x05)	70
TEST REGISTER (ADDRESS = 0x0C)	71
RxDS3 CONFIGURATION & STATUS REGISTER (ADDRESS = 0x10)	72
RxDS3 STATUS REGISTER (ADDRESS = 0x11)	73
RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0x12)	74
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0x13)	75
RxDS3 SYNC DETECT ENABLE REGISTER (ADDRESS = 0x14)	77
RxDS3 FEAC INTERRUPT ENABLE/STATUS REGISTER (ADDRESS = 0x17)	77
RxDS3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	78
RxDS3 LAPD STATUS REGISTER (ADDRESS = 0x19)	79
2.4.3 Receive E3 Framer Configuration Registers (ITU-T G.832)	79
RxE3 CONFIGURATION & STATUS REGISTER 1 (ADDRESS = 0x10)	80
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	81
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	82
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	83
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	83
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	85
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	86

RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	86
RxE3 NR BYTE REGISTER (ADDRESS = 0x1A)	87
RxE3 GC BYTE REGISTER (ADDRESS = 0x1B)	87
RxE3 TTB-0 REGISTER (ADDRESS = 0x1C)	88
RxE3 TTB-1 REGISTER (ADDRESS = 0x1D)	88
RxE3 TTB-2 REGISTER (ADDRESS = 0x1E)	88
RxE3 TTB-3 REGISTER (ADDRESS = 0x1F)	89
RxE3 TTB-4 REGISTER (ADDRESS = 0x20)	89
RxE3 TTB-5 REGISTER (ADDRESS = 0x21)	89
RxE3 TTB-6 REGISTER (ADDRESS = 0x22)	89
RxE3 TTB-7 REGISTER (ADDRESS = 0x23)	90
RxE3 TTB-8 REGISTER (ADDRESS = 0x24)	90
RxE3 TTB-9 REGISTER (ADDRESS = 0x25)	90
RxE3 TTB-10 REGISTER (ADDRESS = 0x26)	91
RxE3 TTB-11 REGISTER (ADDRESS = 0x27)	91
RxE3 TTB-12 REGISTER (ADDRESS = 0x28)	91
RxE3 TTB-13 REGISTER (ADDRESS = 0x29)	91
RxE3 TTB-14 REGISTER (ADDRESS = 0x2A)	92
RxE3 TTB-15 REGISTER (ADDRESS = 0x2B)	92
RxE3 SSM REGISTER (ADDRESS = 0x2B)	92
2.4.4 Receive E3 Framer Configuration Registers (ITU-T G.751)	93
RxE3 CONFIGURATION & STATUS REGISTER - 1 G.751 (ADDRESS = 0x10)	93
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	93
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	94
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	95
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	95
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	96
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	97
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	97
RxE3 SERVICE BIT REGISTER (ADDRESS = 0x1A)	98
2.4.5 Transmit DS3 Configuration Registers	98
TRANSMIT DS3 CONFIGURATION REGISTER (ADDRESS = 0x30)	99
TRANSMIT DS3 FEAC CONFIGURATION & STATUS REGISTER (ADDRESS = 0x31)	100
TxD3 FEAC REGISTER (ADDRESS = 0x32)	101
TxD3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	101
TxD3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	102
TxD3 M-BIT MASK REGISTER (ADDRESS = 0x35)	102
TxD3 F-BIT MASK REGISTER - 1 (ADDRESS = 0x36)	103
TxD3 F-BIT MASK REGISTER - 2 (ADDRESS = 0x37)	104
TxD3 F-BIT MASK REGISTER - 3 (ADDRESS = 0x38)	104
TxD3 F-BIT MASK REGISTER - 4 (ADDRESS = 0x39)	104
2.4.6 Transmit E3 (ITU-T G.832) Configuration Registers	104
TxE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	105
TxE3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	106
TxE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	106
TxE3 GC BYTE REGISTER (ADDRESS = 0x35)	107
TxE3 MA BYTE REGISTER (ADDRESS = 0x36)	108
TxE3 MA BYTE REGISTER (ADDRESS = 0x36)	108
TxE3 NR BYTE REGISTER (ADDRESS = 0x37)	108
TxE3 TTB-0 REGISTER (ADDRESS = 0x38)	109
TxE3 TTB-1 REGISTER (ADDRESS = 0x39)	109
TxE3 TTB-2 REGISTER (ADDRESS = 0x3A)	109
TxE3 TTB-3 REGISTER (ADDRESS = 0x3B)	110
TxE3 TTB-4 REGISTER (ADDRESS = 0x3C)	110
TxE3 TTB-5 REGISTER (ADDRESS = 0x3D)	111

TxE3 TTB-6 REGISTER (ADDRESS = 0x3E)	111
TxE3 TTB-7 REGISTER (ADDRESS = 0x3F)	111
TxE3 TTB-8 REGISTER (ADDRESS = 0x40)	112
TxE3 TTB-9 REGISTER (ADDRESS = 0x41)	112
TxE3 TTB-10 REGISTER (ADDRESS = 0x42)	113
TxE3 TTB-11 REGISTER (ADDRESS = 0x43)	113
TxE3 TTB-12 REGISTER (ADDRESS = 0x44)	113
TxE3 TTB-13 REGISTER (ADDRESS = 0x45)	114
TxE3 TTB-14 REGISTER (ADDRESS = 0x46)	114
TxE3 TTB-15 REGISTER (ADDRESS = 0x47)	114
TxE3 FA1 ERROR MASK REGISTER (ADDRESS = 0x48)	115
TxE3 FA2 ERROR MASK REGISTER (ADDRESS = 0x49)	115
TxE3 BIP-8 ERROR MASK REGISTER (ADDRESS = 0x4A)	115
2.4.7 Transmit E3 Framer Configuration Registers (ITU-T G.751)	116
TxE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	116
TxE3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	117
TxE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	118
TxE3 SERVICE BITS REGISTER (ADDRESS = 0x35)	119
TxE3 FAS ERROR MASK REGISTER - 0 (ADDRESS = 0x48)	119
TxE3 FAS ERROR MASK REGISTER - 1 (ADDRESS = 0x49)	119
TxE3 BIP-4 ERROR MASK REGISTER (ADDRESS = 0x4A)	120
2.4.8 Performance Monitor Registers	120
PMON LCV EVENT COUNT REGISTER - LSB (ADDRESS = 0x51)	120
PMON FRAMING BIT/BYTE ERROR COUNT REGISTER - MSB (ADDRESS = 0x52)	121
PMON FRAMING BIT/BYTE ERROR COUNT REGISTER - LSB (ADDRESS = 0x53)	121
PMON PARITY ERROR COUNT REGISTER - MSB (ADDRESS = 0x54)	121
PMON PARITY ERROR COUNT REGISTER - LSB (ADDRESS = 0x55)	121
PMON FEBE EVENT COUNT REGISTER - MSB (ADDRESS = 0x56)	122
PMON FEBE EVENT COUNT REGISTER - LSB (ADDRESS = 0x57)	122
PMON CP-BIT ERROR COUNT REGISTER - MSB (ADDRESS = 0x58)	122
PMON CP-BIT ERROR COUNT REGISTER - LSB (ADDRESS = 0x59)	123
PMON HOLDING REGISTER (ADDRESS = 0x6C)	123
ONE-SECOND ERROR STATUS REGISTER (ADDRESS = 0x6D)	123
LCV - ONE-SECOND ACCUMULATOR REGISTER - MSB (ADDRESS = 0x6E)	124
LCV - ONE-SECOND ACCUMULATOR REGISTER - LSB (ADDRESS = 0x6F)	124
FRAME PARITY ERRORS - ONE-SECOND ACCUMULATOR REGISTER - MSB (ADDRESS = 0x70)	124
FRAME PARITY ERRORS - ONE-SECOND ACCUMULATOR REGISTER - LSB (ADDRESS = 0x71)	125
FRAME CP-BIT ERRORS - ONE-SECOND ACCUMULATOR REGISTER - MSB (ADDRESS = 0x72)	125
FRAME PARITY ERRORS - ONE-SECOND ACCUMULATOR REGISTER - LSB (ADDRESS = 0x73)	125
LINE INTERFACE DRIVE REGISTER (ADDRESS = 0x80)	126
LINE INTERFACE SCAN REGISTER (ADDRESS = 0x81)	128
HDLC CONTROL REGISTER (ADDRESS = 0x82)	129
2.5 THE LOSS OF CLOCK ENABLE FEATURE	129
ADDRESS = 0x01, FRAMER I/O CONTROL REGISTER	130
2.6 USING THE PMON HOLDING REGISTER	130
2.7 THE INTERRUPT STRUCTURE WITHIN THE FRAMER MICROPROCESSOR INTERFACE SECTION	130
TABLE 6: LIST OF ALL OF THE POSSIBLE CONDITIONS THAT CAN GENERATE INTERRUPTS WITHIN EACH CHANNEL OF THE XRT72L54 FRAMER DEVICE	131
TABLE 7: A LISTING OF THE XRT72L54 FRAMER DEVICE INTERRUPT BLOCK REGISTERS (FOR DS3 APPLICATIONS)	131
TABLE 8: A LISTING OF THE XRT72L54 FRAMER DEVICE INTERRUPT BLOCK REGISTERS (FOR E3, ITU-T G.832 APPLICATIONS)	131
TABLE 9: A LISTING OF THE XRT72L54 FRAMER DEVICE INTERRUPT BLOCK REGISTER (FOR E3, ITU-T G.751 APPLICATIONS)	132
BLOCK INTERRUPT STATUS REGISTER (ADDRESS = 0x05)	132

BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	133
TABLE 10: INTERRUPT SERVICE ROUTINE GUIDE (FOR DS3 APPLICATIONS)	133
TABLE 11: INTERRUPT SERVICE ROUTINE GUIDE (FOR E3, ITU-T G.832 APPLICATIONS)	134
TABLE 12: INTERRUPT SERVICE ROUTINE GUIDE (FOR E3, ITU-T G.751 APPLICATIONS)	134
2.7.1 Automatic Reset of Interrupt Enable Bits	134
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	135
2.7.2 One-Second Interrupts	135
2.8 INTERFACING THE FRAMER IC TO AN INTEL-TYPE MICROPROCESSOR	135
TABLE 13: ALTERNATE FUNCTIONS OF PORT 3 PINS	136
TABLE 14: INTERRUPT SERVICE ROUTINE LOCATION (IN CODE MEMORY) FOR THE INT0* AND INT1* INTERRUPT INPUT PINS	137
Figure 37. Schematic depicting how to interface the XRT72L54 DS3/E3 Framer IC to the 8051 Microcontroller	137
2.9 INTERFACING THE FRAMER IC TO A MOTOROLA-TYPE MICROPROCESSOR	138
Figure 38. Schematic Depicting how to interface the XRT72L54 DS3/E3 Framer IC to the MC68000 Microprocessor	138
TABLE 15: AUTO-VECTOR TABLE FOR THE MC68000 MICROPROCESSOR	139
3.0 The Line Interface and scan section	139
Figure 39. Schematic Depicting how to interface the XRT72L54 DS3/E3 Framer IC to the XRT73L04 DS3/E3/STS-1 LIU IC (one channel shown)	140
3.1 BIT-FIELDS WITHIN THE LINE INTERFACE DRIVE REGISTER	140
LINE INTERFACE DRIVE REGISTER (ADDRESS = 0x80)	140
TABLE 16: THE RELATIONSHIP BETWEEN THE STATES OF RLOOP, LLOOP AND THE RESULTING LOOP-BACK MODE WITH THE XRT7300 DEVICE	142
3.2 BIT-FIELDS WITHIN THE LINE INTERFACE SCAN REGISTER	142
LINE INTERFACE SCAN REGISTER (ADDRESS = 0x81)	143
XRT72L54 CONFIGURATION	144
4.0 DS3 Operation of the XRT72L54	144
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	144
4.1 DESCRIPTION OF THE DS3 FRAMES AND ASSOCIATED OVERHEAD BITS	144
Figure 40. DS3 Frame Format for C-bit Parity	144
Figure 41. DS3 Frame Format for M13	145
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	145
TABLE 17: THE RELATIONSHIP BETWEEN THE CONTENT OF BIT 2, (C-BIT PARITY*/M13) WITHIN THE FRAMER OPERATING MODE REGISTER AND THE RESULTING DS3 FRAMING FORMAT	146
TABLE 18: C-BIT FUNCTIONS FOR THE C-BIT PARITY DS3 FRAME FORMAT	146
4.1.1 Frame Synchronization Bits (Applies to both M13 and C-bit Parity Framing Formats)	146
4.1.2 Performance Monitoring/Error Detection Bits (Parity)	147
4.1.3 Alarm and Signaling-Related Overhead Bits	147
Valid M-bits, F-bits, and P-bits	147
4.1.4 The Data Link Related Overhead Bits	148
4.2 THE TRANSMIT SECTION OF THE XRT72L54 (DS3 MODE OPERATION)	148
Figure 42. A Simple Illustration of the Transmit Section, within the XRT72L54, when it has been configured to operate in the DS3 Mode	149
4.2.1 The Transmit Payload Data Input Interface Block	149
Figure 43. A Simple Illustration of the Transmit Payload Data Input Interface Block	150
TABLE 19: LISTING AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE TRANSMIT PAYLOAD DATA INPUT INTERFACE	151
Figure 44. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block (of the XRT72L54) for Mode 1(Serial/Loop-Timing) Operation	153
Figure 45. Behavior of the Terminal Interface signals between the Transmit Payload Data Input Interface block of the XRT72L54 and the Terminal Equipment (for Mode 1 Operation)	154
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	154
Figure 46. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block of the XRT72L54 for Mode 2 (Serial/Local-Timed/Frame-Slave) Operation	155

Figure 47. Behavior of the Terminal Interface signals between the XRT72L54 and the Terminal Equipment (Mode 2 Operation)	156
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	156
Figure 48. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block of the XRT72L54 for Mode 3 (Serial/Local-Timed/Frame-Master) Operation	157
Figure 49. Behavior of the Terminal Interface signals between the XRT72L54 and the Terminal Equipment (DS3 Mode 3 Operation)	158
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	159
Figure 50. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block of the XRT72L54 for Mode 4 (Nibble-Parallel/Loop-Timed) Operation	160
Figure 51. Behavior of the Terminal Interface signals between the XRT72L54 and the Terminal Equipment (Mode 4 Operation)	161
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	161
Figure 52. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block of the XRT72L54 for Mode 5 (Nibble-Parallel/Local-Timed/Frame-Slave) Operation	163
Figure 53. Behavior of the Terminal Interface signals between the XRT72L54 and the Terminal Equipment (DS3 Mode 5 Operation)	164
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	164
Figure 54. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block of the XRT72L54 for Mode 6 (Nibble-Parallel/Local-Timed/Frame-Master) Operation	165
Figure 55. Behavior of the Terminal Interface signals between the XRT72L54 and the Terminal Equipment (DS3 Mode 6 Operation)	166
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	167
4.2.2 The Transmit Overhead Data Input Interface	167
Figure 56. Simple Illustration of the Transmit Overhead Data Input Interface block	167
TABLE 20: A LISTING OF THE OVERHEAD BITS WITHIN THE DS3 FRAME, AND THEIR POTENTIAL SOURCES, WITHIN THE XRT72L54 IC	168
TABLE 21: DESCRIPTION OF METHOD 1 TRANSMIT OVERHEAD INPUT INTERFACE SIGNALS	169
Figure 57. Illustration of the Terminal Equipment being interfaced to the Transmit Overhead Data Input Interface (Method 1)	170
TABLE 22: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN TxOHCLK, (SINCE TxOHFRAME WAS LAST SAMPLED "HIGH") TO THE DS3 OVERHEAD BIT, THAT IS BEING PROCESSED	171
Figure 58. Illustration of the signal that must occur between the Terminal Equipment and the XRT72L54, in order to configure the XRT72L54 to transmit a Yellow Alarm to the remote terminal equipment	173
TABLE 23: DESCRIPTION OF METHOD 2 TRANSMIT OVERHEAD INPUT INTERFACE SIGNALS	174
Figure 59. Illustration of the Terminal Equipment being interfaced to the Transmit Overhead Data Input Interface (Method 2)	175
TABLE 24: THE RELATIONSHIP BETWEEN THE NUMBER OF TxOHENABLE PULSES (SINCE THE LAST OCCURRENCE OF THE TxOHFRAME PULSE) TO THE DS3 OVERHEAD BIT, THAT IS BEING PROCESSED BY THE XRT72L54	176
Figure 60. Behavior of Transmit Overhead Data Input Interface signals between the XRT72L54 and the Terminal Equipment (for Method 2)	178
4.2.3 The Transmit DS3 HDLC Controller	178
Tx DS3 FEAC REGISTER (ADDRESS = 0x32)	179
TRANSMIT DS3 FEAC CONFIGURATION AND STATUS REGISTER (ADDRESS = 0x31)	179
TRANSMIT DS3 FEAC CONFIGURATION AND STATUS REGISTER (ADDRESS = 0x31)	179
Figure 61. A Flow Chart depicting how to transmit a FEAC Message via the FEAC Transmitter	180
Figure 62. LAPD Message Frame Format	181
TABLE 25: THE LAPD MESSAGE TYPE AND THE CORRESPONDING VALUE OF THE FIRST BYTE, WITHIN THE INFORMATION PAYLOAD	181
TRANSMIT DS3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	182
TABLE 26: RELATIONSHIP BETWEEN TxLAPD MSG LENGTH AND THE LAPD MESSAGE SIZE	182
TRANSMIT DS3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	182
TABLE 27: RELATIONSHIP BETWEEN TxLAPD MSG LENGTH AND THE LAPD MESSAGE SIZE	182
TRANSMIT DS3 LAPD STATUS/INTERRUPT REGISTER (ADDRESS = 0x34)	183
Figure 63. Flow Chart depict how to use the LAPD Transmitter	184

FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	185
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	185
4.2.4 The Transmit DS3 Framer Block	185
Figure 64. A Simple Illustration of the Transmit DS3 Framer Block and the associated paths to other Functional Blocks	186
Tx DS3 CONFIGURATION REGISTER (ADDRESS = 0x30)	187
TABLE 28: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 7 (Tx YELLOW ALARM) WITHIN THE Tx DS3 CONFIGURATION REGISTER, AND THE RESULTING TRANSMIT DS3 FRAMER BLOCK'S ACTION	187
TABLE 29: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 6 (Tx X-BITS) WITHIN THE Tx DS3 CONFIGURATION REGISTER, AND THE RESULTING TRANSMIT DS3 FRAMER BLOCK'S ACTION	187
TABLE 30: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 5 (Tx IDLE) WITHIN THE Tx DS3 CONFIGURATION REGISTER, AND THE RESULTING TRANSMIT DS3 FRAMER ACTION	188
TABLE 31: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 4 (Tx AIS PATTERN) WITHIN THE Tx DS3 CONFIGURATION REGISTER, AND THE RESULTING TRANSMIT DS3 FRAMER BLOCK'S ACTION	188
TABLE 32: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 3 (Tx LOS) WITHIN THE Tx DS3 CONFIGURATION REGISTER, AND THE RESULTING TRANSMIT DS3 FRAMER BLOCK'S ACTION	189
Tx DS3 M-BIT MASK REGISTER, ADDRESS = 0x35	189
Tx DS3 F-BIT MASK1 REGISTER, ADDRESS = 0x36	190
Tx DS3 F-BIT MASK2 REGISTER, ADDRESS = 0x37	190
Tx DS3 F-BIT MASK3 REGISTER, ADDRESS = 0x38	190
Tx DS3 F-BIT MASK4 REGISTER, ADDRESS = 0x39	190
4.2.5 The Transmit DS3 Line Interface Block	190
Figure 65. Approach to Interfacing the XRT72L54 Framer IC to the XRT73L04 DS3/E3/STS-1 Transmitter LIU (one channel shown)	191
Figure 66. A Simple Illustration of the Transmit DS3 LIU Interface block	192
Figure 67. The Behavior of TxPOS and TxNEG signals during data transmission while the Transmit DS3 LIU Interface is operating in the Unipolar Mode	192
I/O CONTROL REGISTER (ADDRESS = 0x01)	193
TABLE 33: THE RELATIONSHIP BETWEEN THE CONTENT OF BIT 3 (UNIPOLAR/BIPOLAR*) WITHIN THE UNI I/O CONTROL REGISTER AND THE TRANSMIT DS3 FRAMER LINE INTERFACE OUTPUT MODE	193
Figure 68. Illustration of AMI Line Code	194
Figure 69. Illustration of two examples of B3ZS Encoding	194
I/O CONTROL REGISTER (ADDRESS = 0x01)	195
TABLE 34: THE RELATIONSHIP BETWEEN BIT 4 (AMI/B3ZS*) WITHIN THE I/O CONTROL REGISTER AND THE BIPOLAR LINE CODE THAT IS OUTPUT BY THE TRANSMIT DS3 LIU INTERFACE BLOCK	195
I/O CONTROL REGISTER (ADDRESS = 0x01)	195
TABLE 35: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (TxLINECLK INV) WITHIN THE I/O CONTROL REGISTER AND THE TxLINECLK CLOCK EDGE THAT TxPOS and TxNEG ARE UPDATED ON	195
Figure 70. Waveform/Timing Relationship between TxLineClk, TxPOS and TxNEG - TxPOS and TxNEG are configured to be updated on the rising edge of TxLineClk	196
Figure 71. Waveform/Timing Relationship between TxLineClk, TxPOS and TxNEG - TxPOS and TxNEG are configured to be updated on the falling edge of TxLineClk	196
4.2.6 Transmit Section Interrupt Processing	196
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	197
TRANSMIT DS3 FEAC CONFIGURATION & STATUS REGISTER (ADDRESS = 0x31)	197
TRANSMIT DS3 FEAC CONFIGURATION & STATUS REGISTER (ADDRESS = 0x31)	198
TxDS3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	198
TxDS3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	199
4.3 THE RECEIVE SECTION OF THE XRT72L54 (DS3 MODE OPERATION)	199
Figure 72. A Simple Illustration of the Receive Section of the XRT72L54, when it has been configured to operate in the DS3 Mode	199
4.3.1 The Receive DS3 LIU Interface Block	199
Figure 73. A Simple Illustration of the Receive DS3 LIU Interface Block	200
Figure 74. Behavior of the RxPOS, RxNEG and RxLineClk signals during data reception of Unipolar Data	200

I/O CONTROL REGISTER (ADDRESS = 0x01)	201
TABLE 36: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (TxLINECLK INV) WITHIN THE I/O CONTROL REGISTER AND THE TxLINECLK CLOCK EDGE THAT TxPOS AND TxNEG ARE UPDATED ON	201
Figure 75. Illustration on how the Receive DS3 Framer (within the XRT72L54 Framer IC) being interface to the XRT73L04 LIU, while the Framer is operating in Bipolar Mode (one channel shown)	201
Figure 76. Illustration of AMI Line Code	202
Figure 77. Illustration of two examples of B3ZS Decoding	203
I/O CONTROL REGISTER (ADDRESS = 0x01)	203
TABLE 37: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (RxLINECLK INV) OF THE I/O CONTROL REGISTER, AND THE SAMPLING EDGE OF THE RxLINECLK SIGNAL	203
Figure 78. Waveform/Timing Relationship between RxLineClk, RxPOS and RxNEG - When RxPOS and RxNEG are to be sampled on the rising edge of RxLineClk	204
Figure 79. Waveform/Timing Relationship between RxLineClk, RxPOS and RxNEG - When RxPOS and RxNEG are to be sampled on the falling edge of RxLineClk	204
4.3.2 The Receive DS3 Framer Block	204
Figure 80. A Simple Illustration of the Receive DS3 Framer Block and the Associated Paths to the Other Functional Blocks	205
Figure 81. The State Machine Diagram for the Receive DS3 Framer block's Frame Acquisition/Maintenance Algorithm	206
Rx DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0x10)	207
TABLE 38: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (FRAMING ON PARITY) WITHIN THE Rx DS3 CONFIGURATION AND STATUS REGISTER, AND THE RESULTING FRAMING ACQUISITION CRITERIA	207
Rx DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0x10)	207
TABLE 39: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (F-SYNC ALGO) WITHIN THE Rx DS3 CONFIGURATION AND STATUS REGISTER, AND THE RESULTING F-BIT OOF DECLARATION CRITERIA USED BY THE RECEIVE DS3 FRAMER BLOCK	208
Rx DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0x10)	208
TABLE 40: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 0 (M-SYNC ALGO) WITHIN THE Rx DS3 CONFIGURATION AND STATUS REGISTER, AND THE RESULTING M-BIT OOF DECLARATION CRITERIA USED BY THE RECEIVE DS3 FRAMER BLOCK	208
Rx DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0x10)	208
I/O CONTROL REGISTER (ADDRESS = 0x01)	209
PMON FRAMING BIT ERROR EVENT COUNT REGISTER - MSB (ADDRESS = 0x52)	209
PMON FRAMING BIT ERROR EVENT COUNT REGISTER - LSB (ADDRESS = 0x53)	209
Rx DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0x10)	210
Rx DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0x10)	210
Rx DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0x10)	211
Rx DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0x10)	211
Rx DS3 CONFIGURATION AND STATUS REGISTER, (ADDRESS = 0x10)	211
Rx DS3 STATUS REGISTER (ADDRESS = 0x11)	212
Rx DS3 INTERRUPT STATUS REGISTER (ADDRESS = 0x13)	212
RxDS3 STATUS REGISTER (ADDRESS = 0x11)	213
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0x13)	213
PMON PARITY ERROR EVENT COUNT REGISTER - MSB (ADDRESS = 0x54)	213
PMON PARITY ERROR EVENT COUNT REGISTER - LSB (ADDRESS = 0x55)	213
Figure 82. A Simple Illustration of the Locations of the Source, Mid-Network and Sink Terminal Equipment (for CP-Bit Processing)	214
Figure 83. Illustration of the Presumed Configuration of the Mid-Network Terminal Equipment	215
4.3.3 The Receive HDLC Controller Block	216
Rx DS3 FEAC INTERRUPT ENABLE/STATUS REGISTER (ADDRESS = 0x17)	217
Rx DS3 FEAC REGISTER (ADDRESS = 0x16)	217
Rx DS3 FEAC INTERRUPT ENABLE/STATUS REGISTER (ADDRESS = 0x17)	217
Figure 84. Flow Diagram depicting how the Receive FEAC Processor Functions	218
Figure 85. LAPD Message Frame Format	219
Rx DS3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	219

Rx DS3 LAPD STATUS REGISTER (ADDRESS = 0x19)	219
TABLE 41: THE RELATIONSHIP BETWEEN RXLAPDTYPE[1:0] AND THE RESULTING LAPD MESSAGE TYPE AND SIZE	220
Figure 86. Flow Chart depicting the Functionality of the LAPD Receiver	221
4.3.4 The Receive Overhead Data Output Interface	221
Figure 87. A Simple Illustration of the Receive Overhead Output Interface block	222
TABLE 42: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK	223
Figure 88. Illustration of how to interface the Terminal Equipment to the Receive Overhead Data Output Interface block (for Method 1).	223
TABLE 43: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN RXOHCLK, (SINCE RXOHFRAME WAS LAST SAMPLED "HIGH") TO THE DS3 OVERHEAD BIT, THAT IS BEING OUTPUT VIA THE RXOH OUTPUT PIN	224
Figure 89. Illustration of the signals that are output via the Receive Overhead Output Interface (for Method 1).	226
TABLE 44: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK (METHOD 2)	227
Figure 90. Illustration of how to interface the Terminal Equipment to the Receive Overhead Data Output Interface block (for Method 2).	228
TABLE 45: THE RELATIONSHIP BETWEEN THE NUMBER OF RXOHENABLE OUTPUT PULSES ((SINCE RXOHFRAME WAS LAST SAMPLED "HIGH") TO THE DS3 OVERHEAD BIT, THAT IS BEING OUTPUT VIA THE RXOH OUTPUT PIN	229
Figure 91. Illustration of the signals that are output via the Receive Overhead Data Output Interface block (for Method 2).	231
4.3.5 The Receive Payload Data Output Interface	231
Figure 92. A Simple illustration of the Receive Payload Data Output Interface block	232
TABLE 46: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK	233
Figure 93. Illustration of the XRT72L54 DS3/E3 Framer IC being interfaced to the Receive Terminal Equipment (Serial Mode Operation)	234
Figure 94. An Illustration of the behavior of the signals between the Receive Payload Data Output Interface block of the XRT72L54 and the Terminal Equipment (Serial Mode Operation)	235
Figure 95. Illustration of the XRT72L54 DS3/E3 Framer IC being interfaced to the Receive Section of the Terminal Equipment (Nibble-Mode Operation)	236
Figure 96. An Illustration of the Behavior of the signals between the Receive Payload Data Output Interface Block of the XRT72L54 and the Terminal Equipment (Nibble-Mode Operation).	237
4.3.6 Receive Section Interrupt Processing	237
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	238
RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0x12)	238
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0x13)	239
RxDS3 CONFIGURATION & STATUS REGISTER (ADDRESS = 0x10)	239
RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0x12)	240
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0x13)	240
RxDS3 CONFIGURATION & STATUS REGISTER (ADDRESS = 0x10)	240
RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0x12)	241
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0x13)	241
RxDS3 CONFIGURATION & STATUS REGISTER (ADDRESS = 0x10)	242
RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0x12)	242
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0x13)	243
RxDS3 CONFIGURATION & STATUS REGISTER (ADDRESS = 0x10)	243
RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0x12)	243
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0x13)	244
RxDS3 STATUS REGISTER (ADDRESS = 0x11)	244
RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0x12)	244
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0x13)	245

RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0x12)	245
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0x13)	245
RxDS3 INTERRUPT ENABLE REGISTER (ADDRESS = 0x12)	246
RxDS3 INTERRUPT STATUS REGISTER (ADDRESS = 0x13)	246
RxDS3 FEAC INTERRUPT ENABLE/STATUS REGISTER (ADDRESS = 0x17)	247
RxDS3 FEAC INTERRUPT ENABLE/STATUS REGISTER (ADDRESS = 0x17)	247
RxDS3 FEAC INTERRUPT ENABLE/STATUS REGISTER (ADDRESS = 0x17)	248
RxDS3 FEAC INTERRUPT ENABLE/STATUS REGISTER (ADDRESS = 0x17)	248
RxDS3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	249
RxDS3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	249
5.0 E3/ITU-T G.751 Operation of the XRT72L54	250
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	250
5.1 DESCRIPTION OF THE E3, ITU-T G.751 FRAMES AND ASSOCIATED OVERHEAD BITS	250
Figure 97. Illustration of the E3, ITU-T G.751 Framing Format.	250
5.1.1 Definition of the Overhead Bits	250
5.2 THE TRANSMIT SECTION OF THE XRT72L54 (E3, ITU-T G.751 MODE OPERATION)	251
Figure 98. A Simple Illustration of the XRT72L54 Transmit Section when it has been configured to operate in the E3 Mode	251
5.2.1 The Transmit Payload Data Input Interface Block	251
Figure 99. A Simple Illustration of the Transmit Payload Data Input Interface Block	252
TABLE 47: LISTING AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE TRANSMIT PAYLOAD DATA INPUT INTERFACE	253
Figure 100. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block of the XRT72L54 for Mode 1 (Serial/Loop-Timed) Operation	254
TxE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	255
Figure 101. Behavior of the Terminal Interface signals between the XRT72L54 Transmit Payload Data Input Interface block and the Terminal Equipment (for Mode 1 Operation)	257
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	257
Figure 102. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block of the XRT72L54 for Mode 2 (Serial/Local-Timed/Frame-Slave) Operation	258
Figure 103. Behavior of the Terminal Interface signals between the XRT72L54 and the Terminal Equipment (Mode 2 Operation)	259
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	259
Figure 104. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block of the XRT72L54 for Mode 3 (Serial/Local-Time/Frame-Master) Operation	260
Figure 105. Behavior of the Terminal Interface signals between the XRT72L54 and the Terminal Equipment (E3 Mode 3 Operation)	261
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	261
Figure 106. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block of the XRT72L54 for Mode 4 (Nibble-Parallel/Loop-Timed) Operation	262
Figure 107. Behavior of the Terminal Interface signals between the XRT72L54 and the Terminal Equipment (Mode 4 Operation)	263
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	263
Figure 108. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block of the XRT72L54 for Mode 5 (Nibble-Parallel/Local-Timed/Frame-Slave) Operation	264
Figure 109. Behavior of the Terminal Interface signals between the XRT72L54 and the Terminal Equipment (E3, Mode 5 Operation)	265
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	266
Figure 110. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block of the XRT72L54 for Mode 6 (Nibble-Parallel/Local-Timed/Frame-Master) Operation ..	267
Figure 111. Behavior of the Terminal Interface signals between the XRT72L54 and the Terminal Equipment (E3 Mode 6 Operation)	268
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	268
5.2.2 The Transmit Overhead Data Input Interface	268
Figure 112. Simple Illustration of the Transmit Overhead Data Input Interface block	269

TABLE 48: A LISTING OF THE OVERHEAD BITS WITHIN THE E3 FRAME, AND THEIR POTENTIAL SOURCES, WITHIN THE XRT72L54 IC	270
TABLE 49: DESCRIPTION OF METHOD 1 TRANSMIT OVERHEAD INPUT INTERFACE SIGNALS	271
Figure 113. Illustration of the Terminal Equipment being interfaced to the Transmit Overhead Data Input Interface (Method 1)	272
TABLE 50: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN TxOHCLK, (SINCE TxOHFRAME WAS LAST SAMPLED "HIGH") TO THE E3 OVERHEAD BIT, THAT IS BEING PROCESSED	273
Figure 114. Illustration of the signal that must occur between the Terminal Equipment and the XRT72L54 in order to configure the XRT72L54 to transmit a Yellow Alarm to the remote terminal equipment ...	274
TABLE 51: DESCRIPTION OF METHOD 2 TRANSMIT OVERHEAD INPUT INTERFACE SIGNALS	275
Figure 115. Illustration of the Terminal Equipment being interfaced to the Transmit Overhead Data Input Interface (Method 2)	276
TABLE 52: THE RELATIONSHIP BETWEEN THE NUMBER OF TxOHENABLE PULSES (SINCE THE LAST OCCURRENCE OF THE TxOHFRAME PULSE) TO THE E3 OVERHEAD BIT, THAT IS BEING PROCESSED BY THE XRT72L54	277
Figure 116. Behavior of Transmit Overhead Data Input Interface signals between the XRT72L54 and the Terminal Equipment (for Method 2)	278
5.2.3 The Transmit E3 HDLC Controller	278
Figure 117. LAPD Message Frame Format	279
TABLE 53: THE LAPD MESSAGE TYPE AND THE CORRESPONDING VALUE OF THE FIRST BYTE, WITHIN THE INFORMATION PAYLOAD	279
TxE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	280
TRANSMIT E3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	280
TABLE 54: RELATIONSHIP BETWEEN TxLAPD MSG LENGTH AND THE LAPD MESSAGE SIZE	281
TxE3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	281
TRANSMIT E3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	281
TxE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	282
TxE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	282
Figure 118. Flow Chart Depicting how to use the LAPD Transmitter	284
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	285
5.2.4 The Transmit E3 Framer Block	286
Figure 119. A Simple Illustration of the Transmit E3 Framer Block and the associated paths to other Functional Blocks	287
TxE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	287
TABLE 55: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (Tx AIS ENABLE) WITHIN THE Tx E3 CONFIGURATION REGISTER, AND THE RESULTING TRANSMIT E3 FRAMER BLOCK'S ACTION	288
TABLE 56: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (Tx LOS) WITHIN THE Tx E3 CONFIGURATION REGISTER, AND THE RESULTING TRANSMIT E3 FRAMER BLOCK'S ACTION	288
TxE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	288
TxE3 SERVICE BITS REGISTER (ADDRESS = 0x35)	289
TxE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	289
TxE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	290
TxE3 FAS ERROR MASK REGISTER - 0 (ADDRESS = 0x48)	290
TxE3 FAS ERROR MASK REGISTER - 1 (ADDRESS = 0x49)	290
TxE3 BIP-4 ERROR MASK REGISTER (ADDRESS = 0x4A)	291
5.2.5 The Transmit E3 Line Interface Block	291
Figure 120. Approach to Interfacing the XRT72L54 Framer IC to the XRT73L04 DS3/E3/STS-1 LIU	292
Figure 121. A Simple Illustration of the Transmit E3 LIU Interface block	293
Figure 122. The Behavior of TxPOS and TxNEG signals during data transmission while the Transmit DS3 LIU Interface is operating in the Unipolar Mode	293
I/O CONTROL REGISTER (ADDRESS = 0x01)	294
TABLE 57: THE RELATIONSHIP BETWEEN THE CONTENT OF BIT 3 (UNIPOLAR/BIPOLAR*) WITHIN THE UNI I/O CONTROL REGISTER AND THE TRANSMIT E3 FRAMER LINE INTERFACE OUTPUT MODE	294
Figure 123. Illustration of AMI Line Code	295
Figure 124. Illustration of two examples of HDB3 Encoding	295
I/O CONTROL REGISTER (ADDRESS = 0x01)	296

TABLE 58: THE RELATIONSHIP BETWEEN BIT 4 (AMI/HDB3*) WITHIN THE I/O CONTROL REGISTER AND THE BI-POLAR LINE CODE THAT IS OUTPUT BY THE TRANSMIT E3 LIU INTERFACE BLOCK	296
I/O CONTROL REGISTER (ADDRESS = 0x01)	296
TABLE 59: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (TxLINECLK INV) WITHIN THE I/O CONTROL REGISTER AND THE TxLINECLK CLOCK EDGE THAT TxPOS AND TxNEG ARE UPDATED ON	296
Figure 125. Waveform/Timing Relationship between TxLineClk, TxPOS and TxNEG - TxPOS and TxNEG are configured to be updated on the rising edge of TxLineClk	297
Figure 126. Waveform/Timing Relationship between TxLineClk, TxPOS and TxNEG - TxPOS and TxNEG are configured to be updated on the falling edge of TxLineClk	297
5.2.6 Transmit Section Interrupt Processing	297
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	298
TxE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	298
TxE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	299
5.3 THE RECEIVE SECTION OF THE XRT72L54 (E3 MODE OPERATION)	299
Figure 127. A Simple Illustration of the Receive Section of the XRT72L54 configured to operate in the E3 Mode	299
5.3.1 The Receive E3 LIU Interface Block	299
Figure 128. A Simple Illustration of the Receive E3 LIU Interface Block	300
Figure 129. Behavior of the RxPOS, RxNEG and RxLineClk signals during data reception of Unipolar Data	301
I/O CONTROL REGISTER (ADDRESS = 0x01)	301
TABLE 60: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (TxLINECLK INV) WITHIN THE I/O CONTROL REGISTER AND THE TxLINECLK CLOCK EDGE THAT TxPOS AND TxNEG ARE UPDATED ON	301
Figure 130. Illustration on how a Channel of the Receive E3 Framer (within the XRT72L54 Framer IC) being interface to theXRT73L04 Line Interface Unit, while operating in Bipolar Mode	302
Figure 131. Illustration of AMI Line Code	303
Figure 132. Illustration of two examples of HDB3 Decoding	303
I/O CONTROL REGISTER (ADDRESS = 0x01)	304
TABLE 61: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (RxLINECLK INV) OF THE I/O CONTROL REGISTER, AND THE SAMPLING EDGE OF THE RxLINECLK SIGNAL	304
Figure 133. Waveform/Timing Relationship between RxLineClk, RxPOS and RxNEG - When RxPOS and RxNEG are to be sampled on the rising edge of RxLineClk	305
Figure 134. Waveform/Timing Relationship between RxLineClk, RxPOS and RxNEG - When RxPOS and RxNEG are to be sampled on the falling edge of RxLineClk	305
5.3.2 The Receive E3 Framer Block	305
Figure 135. A Simple Illustration of the Receive E3 Framer Block and the Associated Paths to the Other Functional Blocks	306
Figure 136. The State Machine Diagram for the Receive E3 Framer E3 Frame Acquisition/Maintenance Algorithm	307
Figure 137. Illustration of the E3, ITU-T G.751 Framing Format	307
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	308
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	309
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	309
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	309
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	310
PMON FRAMING BIT/BYTE ERROR COUNT REGISTER - MSB (ADDRESS = 0x52)	310
PMON FRAMING BIT/BYTE ERROR COUNT REGISTER - LSB (ADDRESS = 0x53)	310
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	311
TABLE 62: THE RELATIONSHIP BETWEEN THE LOGIC STATE OF THE RxOOF AND RxLOF OUTPUT PINS, AND THE FRAMING STATE OF THE RECEIVE E3 FRAMER BLOCK	311
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	312
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	312
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	312
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	313
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	313

RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	313
RxE3 CONFIGURATION & STATUS REGISTER - 1 G.751 (ADDRESS = 0x10)	314
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	314
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	314
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	315
Figure 138. Illustration of the Local Receive E3 Framer block, receiving an E3 Frame (from the Remote Terminal) with a correct BIP-4 Value.	315
Figure 139. Illustration of the Local Receive E3 Framer block, transmitting an E3 Frame (to the Remote Terminal) with the "A" bit set to "0"	316
Figure 140. Illustration of the Local Receive E3 Framer block, receiving an E3 Frame (from the Remote Terminal) with an incorrect BIP-4 value.	317
Figure 141. Illustration of the Local Receive E3 Framer block, transmitting an E3 Frame (to the Remote Terminal) with the "A" bit-field set to "1"	317
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	318
PMON PARITY ERROR COUNT REGISTER - MSB (ADDRESS = 0x54)	318
PMON PARITY ERROR COUNT REGISTER - LSB (ADDRESS = 0x55)	318
TxE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	318
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	319
5.3.3 The Receive HDLC Controller Block	319
Figure 142. LAPD Message Frame Format	320
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	320
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	321
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	321
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	322
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	322
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	322
TABLE 63: THE RELATIONSHIP BETWEEN THE CONTENTS OF RxLAPDTYPE[1:0] BIT-FIELDS AND THE PMDL MESSAGE TYPE/SIZE	323
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	323
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	323
Figure 143. Flow Chart depicting the Functionality of the LAPD Receiver	324
5.3.4 The Receive Overhead Data Output Interface	324
Figure 144. A Simple Illustration of the Receive Overhead Output Interface block	325
Figure 145. Illustration of how to interface the Terminal Equipment to the Receive Overhead Data Output Interface block (for Method 1).	326
TABLE 64: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK (FOR METHOD 1)	327
TABLE 65: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN RxOHCLK, (SINCE RxOHFRAME WAS LAST SAMPLED "HIGH") TO THE E3 OVERHEAD BIT, THAT IS BEING OUTPUT VIA THE RxOH OUTPUT PIN	327
Figure 146. Illustration of the signals that are output via the Receive Overhead Output Interface (for Method 1).	328
TABLE 66: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK (METHOD 2)	329
Figure 147. Illustration of how to interface the Terminal Equipment to the Receive Overhead Data Output Interface block (for Method 2).	330
TABLE 67: THE RELATIONSHIP BETWEEN THE NUMBER OF RxOHENABLE OUTPUT PULSES (SINCE RxOHFRAME WAS LAST SAMPLED "HIGH") TO THE E3 OVERHEAD BIT, THAT IS BEING OUTPUT VIA THE RxOH OUTPUT PIN ..	331
Figure 148. Illustration of the signals that are output via the Receive Overhead Data Output Interface block (for Method 2).	331
5.3.5 The Receive Payload Data Output Interface	332
Figure 149. A Simple illustration of the Receive Payload Data Output Interface block	332
TABLE 68: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK	333

Figure 150. Illustration of the Terminal Equipment being interfaced to the Receive Payload Data Input Interface Block of the XRT72L54 Framer IC (Serial Mode Operation)	334
Figure 151. An Illustration of the behavior of the signals between the Receive Payload Data Output Interface block of the XRT72L54 and the Terminal Equipment	335
Figure 152. Illustration of the XRT72L54 DS3/E3 Framer IC being interfaced to the Receive Section of the Terminal Equipment (Nibble-Parallel Mode Operation)	336
Figure 153. Illustration of the signals that are output via the Receive Payload Data Output Interface block (for Nibble-Parallel Mode Operation).	337
5.3.6 Receive Section Interrupt Processing	337
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	338
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	338
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	339
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	339
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	340
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	340
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	340
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	341
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	341
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	342
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	342
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	343
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	343
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	344
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	344
RxE3 CONFIGURATION & STATUS REGISTER - 2 (ADDRESS = 0x11)	344
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	345
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	345
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	346
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	346
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	346
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	347
6.0 E3/ITU-T G.832 Operation of the XRT72L54	348
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	348
6.1 DESCRIPTION OF THE E3, ITU-T G.832 FRAMES AND ASSOCIATED OVERHEAD BYTES	348
Figure 154. Illustration of the E3, ITU-T G.832 Framing Format.	348
6.1.1 Definition of the Overhead Bytes	348
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	349
TABLE 69: DEFINITION OF THE TRAIL TRACE BUFFER BYTES, WITHIN THE E3, ITU-T G.832 FRAMING FORMAT	349
THE MAINTENANCE AND ADAPTATION (MA) BYTE FORMAT	350
TABLE 70: A LISTING OF THE VARIOUS PAYLOAD TYPE VALUES AND THEIR CORRESPONDING MEANING ...	351
6.2 THE TRANSMIT SECTION OF THE XRT72L54 (E3 MODE OPERATION)	351
Figure 155. A Simple Illustration of the Transmit Section, within the XRT72L54, when it has been configured to operate in the E3 Mode	352
6.2.1 The Transmit Payload Data Input Interface Block	352
Figure 156. A Simple Illustration of the Transmit Payload Data Input Interface Block	353
TABLE 71: LISTING AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE TRANSMIT PAYLOAD DATA INPUT INTERFACE	354
Figure 157. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block of the XRT72L54 for Mode 1 (Serial/Loop-Timed) Operation	356
Figure 158. Behavior of the Terminal Interface signals between the Transmit Payload Data Input Interface block of the XRT72L54 and the Terminal Equipment (for Mode 1 Operation)	357
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	357
Figure 159. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block of the XRT72L54 for Mode 2 (Serial/Local-Timed/Frame-Slave) Operation	358

Figure 160. Behavior of the Terminal Interface signals between the XRT72L54 and the Terminal Equipment (Mode 2 Operation)	359
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	359
Figure 161. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block of the XRT72L54 for Mode 3 (Serial/Local-Timed/Frame-Master) Operation	360
Figure 162. Behavior of the Terminal Interface signals between the XRT72L54 and the Terminal Equipment (E3 Mode 3 Operation)	361
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	361
Figure 163. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block of the XRT72L54 for Mode 4 (Nibble-Parallel/Loop-Timed) Operation	362
Figure 164. Behavior of the Terminal Interface signals between the XRT72L54 and the Terminal Equipment (Mode 4 Operation)	363
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	364
Figure 165. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block of the XRT72L54 for Mode 5 (Nibble-Parallel/Local-Time/Frame-Slave) Operation	365
Figure 166. Behavior of the Terminal Interface signals between the XRT72L54 and the Terminal Equipment (E3 Mode 5 Operation)	366
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	366
Figure 167. Illustration of the Terminal Equipment being interfaced to the Transmit Payload Data Input Interface block of the XRT72L54 for Mode 6 Operation	367
Figure 168. Behavior of the Terminal Interface signals between the XRT72L54 and the Terminal Equipment (E3 Mode 6 Operation)	368
FRAMER OPERATING MODE REGISTER (ADDRESS = 0x00)	368
6.2.2 The Transmit Overhead Data Input Interface	368
Figure 169. Simple Illustration of the Transmit Overhead Data Input Interface block	369
TABLE 72: A LISTING OF THE OVERHEAD BITS WITHIN THE E3 FRAME, AND THEIR POTENTIAL SOURCES, WITHIN THE XRT72L54 IC	370
TABLE 73: DESCRIPTION OF METHOD 1 TRANSMIT OVERHEAD INPUT INTERFACE SIGNALS	372
Figure 170. Illustration of the Terminal Equipment being interfaced to the Transmit Overhead Data Input Interface (Method 1)	373
TABLE 74: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN TXOHCLK, (SINCE "TXOHFRAME" WAS LAST SAMPLED "HIGH") TO THE E3 OVERHEAD BIT, THAT IS BEING PROCESSED	374
Figure 171. Illustration of the signal that must occur between the Terminal Equipment and the XRT72L54, in order to configure the XRT72L54 to transmit a Yellow Alarm to the remote terminal equipment ...	376
TABLE 75: DESCRIPTION OF METHOD 1 TRANSMIT OVERHEAD INPUT INTERFACE SIGNALS	377
Figure 172. Illustration of the Terminal Equipment being interfaced to the Transmit Overhead Data Input Interface (Method 2)	378
TABLE 76: THE RELATIONSHIP BETWEEN THE NUMBER OF TxOHENABLE PULSES (SINCE THE LAST OCCURRENCE OF THE TxOHFRAME PULSE) TO THE E3 OVERHEAD BIT, THAT IS BEING PROCESSED BY THE XRT72L54	379
Figure 173. Behavior of Transmit Overhead Data Input Interface signals between the XRT72L54 and the Terminal Equipment (for Method 2)	381
6.2.3 The Transmit E3 HDLC Controller	381
Figure 174. LAPD Message Frame Format	382
TABLE 77: THE LAPD MESSAGE TYPE AND THE CORRESPONDING VALUE OF THE FIRST BYTE, WITHIN THE INFORMATION PAYLOAD	382
TRANSMIT E3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	383
TABLE 78: RELATIONSHIP BETWEEN TxLAPD MSG LENGTH AND THE LAPD MESSAGE SIZE	383
TxE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	384
TxE3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	384
TRANSMIT E3 LAPD CONFIGURATION REGISTER (ADDRESS = 0x33)	384
TxE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	385
TxE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	386
Figure 175. Flow Chart depicting how to use the LAPD Transmitter (LAPD Transmitter is configured to re-transmit the LAPD Message frame repeatedly at One-Second intervals)	387
Figure 176. Flow Chart depicting how to use the LAPD Transmitter (LAPD Transmitter is configured to	

transmit a LAPD Message frame only once).	388
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	389
6.2.4 The Transmit E3 Framer Block	389
Figure 177. A Simple Illustration of the Transmit E3 Framer Block and the associated paths to other Functional Blocks	390
TXE3 CONFIGURATION REGISTER (ADDRESS = 0x30)	391
TABLE 79: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (Tx AIS ENABLE) WITHIN THE Tx E3 CONFIGURATION REGISTER, AND THE RESULTING TRANSMIT E3 FRAMER BLOCK'S ACTION	391
TABLE 80: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (Tx LOS) WITHIN THE Tx E3 CONFIGURATION REGISTER, AND THE RESULTING TRANSMIT E3 FRAMER BLOCK'S ACTION	391
6.2.5 The Transmit E3 Line Interface Block	392
Figure 178. Approach to Interfacing the XRT72L54 Framer IC device to the XRT73L04 DS3/E3/STS-1 LIU	393
Figure 179. A Simple Illustration of the Transmit E3 LIU Interface block	394
Figure 180. The Behavior of TxPOS and TxNEG signals during data transmission while the Transmit DS3 LIU Interface is operating in the Unipolar Mode	394
I/O CONTROL REGISTER (ADDRESS = 0x01)	395
TABLE 81: THE RELATIONSHIP BETWEEN THE CONTENT OF BIT 3 (UNIPOLAR/BIPOLAR*) WITHIN THE UNI I/O CONTROL REGISTER AND THE TRANSMIT E3 FRAMER LINE INTERFACE OUTPUT MODE	395
Figure 181. Illustration of AMI Line Code	396
Figure 182. Illustration of two examples of HDB3 Encoding	396
I/O CONTROL REGISTER (ADDRESS = 0x01)	397
TABLE 82: THE RELATIONSHIP BETWEEN BIT 4 (AMI/HDB3*) WITHIN THE I/O CONTROL REGISTER AND THE BIPOLAR LINE CODE THAT IS OUTPUT BY THE TRANSMIT E3 LIU INTERFACE BLOCK	397
I/O CONTROL REGISTER (ADDRESS = 0x01)	397
TABLE 83: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (TxLINECLK INV) WITHIN THE I/O CONTROL REGISTER AND THE TxLINECLK CLOCK EDGE THAT TxPOS AND TxNEG ARE UPDATED ON	397
Figure 183. Waveform/Timing Relationship between TxLineClk, TxPOS and TxNEG - TxPOS and TxNEG are configured to be updated on the rising edge of TxLineClk	398
Figure 184. Waveform/Timing Relationship between TxLineClk, TxPOS and TxNEG - TxPOS and TxNEG are configured to be updated on the falling edge of TxLineClk	398
6.2.6 Transmit Section Interrupt Processing	398
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	399
TXE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	399
TXE3 LAPD STATUS AND INTERRUPT REGISTER (ADDRESS = 0x34)	400
6.3 THE RECEIVE SECTION OF THE XRT72L54 (E3 MODE OPERATION)	400
Figure 185. A Simple Illustration of the Receive Section of the XRT72L54, when it has been configured to operate in the E3 Mode	400
6.3.1 The Receive E3 LIU Interface Block	400
Figure 186. A Simple Illustration of the Receive E3 LIU Interface Block	401
Figure 187. Behavior of the RxPOS, RxNEG and RxLineClk signals during data reception of Unipolar Data	402
I/O CONTROL REGISTER (ADDRESS = 0x01)	402
TABLE 84: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (TxLINECLK INV) WITHIN THE I/O CONTROL REGISTER AND THE TxLINECLK CLOCK EDGE THAT TxPOS AND TxNEG ARE UPDATED ON	402
Figure 188. Illustration on how the XRT72L54 Receive E3 Framer is interfaced to the XRT73L04 Line Interface Unit while operating in the Bipolar mode (one channel shown)	403
Figure 189. Illustration of AMI Line Code	404
Figure 190. Illustration of two examples of HDB3 Decoding	404
I/O CONTROL REGISTER (ADDRESS = 0x01)	405
TABLE 85: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (RxLINECLK INV) OF THE I/O CONTROL REGISTER, AND THE SAMPLING EDGE OF THE RxLINECLK SIGNAL	405
Figure 191. Waveform/Timing Relationship between RxLineClk, RxPOS and RxNEG - When RxPOS and RxNEG are to be sampled on the rising edge of RxLineClk	406
Figure 192. Waveform/Timing Relationship between RxLineClk, RxPOS and RxNEG - When RxPOS and	

RxNEG are to be sampled on the falling edge of RxLineClk	406
6.3.2 The Receive E3 Framer Block	406
Figure 193. A Simple Illustration of the Receive E3 Framer Block and the Associated Paths to the Other Functional Blocks	407
Figure 194. The State Machine Diagram for the Receive E3 Framer E3 Frame Acquisition/Maintenance Algorithm	408
Figure 195. Illustration of the E3, ITU-T G.832 Framing Format	409
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	410
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	410
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	411
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	411
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	411
PMON FRAMING BIT/BYTE ERROR COUNT REGISTER - MSB (ADDRESS = 0x52)	412
PMON FRAMING BIT/BYTE ERROR COUNT REGISTER - LSB (ADDRESS = 0x53)	412
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	412
TABLE 86: THE RELATIONSHIP BETWEEN THE LOGIC STATE OF THE RxOOF AND RxLOF OUTPUT PINS, AND THE FRAMING STATE OF THE RECEIVE E3 FRAMER BLOCK	413
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	413
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	413
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	414
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	414
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	414
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	415
THE MAINTENANCE AND ADAPTATION (MA) BYTE FORMAT	415
RxE3 CONFIGURATION & STATUS REGISTER 1 - (E3, ITU-T G.832) (ADDRESS = 0x10)	415
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	416
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	416
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	416
Figure 196. Illustration of the Local Receive E3 Framer block, receiving an E3 Frame (from the Remote Terminal) with a correct EM Byte.	417
Figure 197. Illustration of the Local Receive E3 Framer block, transmitting an E3 Frame (to the Remote Terminal) with the FEBE bit (within the MA byte-field) set to "0"	417
Figure 198. Illustration of the Local Receive E3 Framer block, receiving an E3 Frame (from the Remote Terminal) with an incorrect EM Byte.	418
Figure 199. Illustration of the Local Receive E3 Framer block, transmitting an E3 Frame (to the Remote Terminal) with the FEBE bit (within the MA byte-field) set to "1"	419
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	419
PMON PARITY ERROR COUNT REGISTER - MSB (ADDRESS = 0x54)	419
PMON PARITY ERROR COUNT REGISTER - LSB (ADDRESS = 0x55)	420
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	420
PMON FEBE EVENT COUNT REGISTER - MSB (ADDRESS = 0x56)	420
PMON FEBE EVENT COUNT REGISTER - LSB (ADDRESS = 0x57)	420
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	421
6.3.3 The Receive HDLC Controller Block	421
Figure 200. LAPD Message Frame Format	422
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	423
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	423
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	423
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	424
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	424
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	425
RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	425
TABLE 87: THE RELATIONSHIP BETWEEN THE CONTENTS OF RxLAPDTYPE[1:0] BIT-FIELDS AND THE PMDL MESSAGE TYPE/SIZE	425
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	426

RxE3 LAPD STATUS REGISTER (ADDRESS = 0x19)	426
Figure 201. Flow Chart depicting the Functionality of the LAPD Receiver	427
Figure 202. Flow Chart depicting the Functionality of the LAPD Receiver (Continued)	428
6.3.4 The Receive Overhead Data Output Interface	428
Figure 203. A Simple Illustration of the Receive Overhead Output Interface block	428
Figure 204. Illustration of how to interface the Terminal Equipment to the Receive Overhead Data Output Interface block (for Method 1).	429
TABLE 88: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK	430
TABLE 89: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN RXOHCLK, (SINCE RXOHFRAME WAS LAST SAMPLED "HIGH") TO THE E3 OVERHEAD BIT, THAT IS BEING OUTPUT VIA THE RXOH OUTPUT PIN	430
Figure 205. Illustration of the signals that are output via the Receive Overhead Output Interface (for Method 1).	432
TABLE 90: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK (METHOD 2)	433
Figure 206. Illustration of how to interface the Terminal Equipment to the Receive Overhead Data Output Interface block (for Method 2).	434
TABLE 91: THE RELATIONSHIP BETWEEN THE NUMBER OF RXOHENABLE OUTPUT PULSES (SINCE RXOHFRAME WAS LAST SAMPLED "HIGH") TO THE E3 OVERHEAD BIT, THAT IS BEING OUTPUT VIA THE RXOH OUTPUT PIN ...	434
Figure 207. Illustration of the signals that are output via the Receive Overhead Data Output Interface block (for Method 2).	437
6.3.5 The Receive Payload Data Output Interface	437
Figure 208. A Simple illustration of the Receive Payload Data Output Interface block	438
TABLE 92: LISTING AND DESCRIPTION OF THE PIN ASSOCIATED WITH THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK	439
Figure 209. Illustration of the Receive Payload Data Output Interface Block (of the XRT72L54 DS3/E3 Framer IC) being interfaced to the Receive Terminal Equipment (Serial Mode Operation)	440
Figure 210. An Illustration of the behavior of the signals between the Receive Payload Data Output Interface block of the XRT72L54 and the Terminal Equipment	441
Figure 211. Illustration of the XRT72L54 DS3/E3 Framer IC being interfaced to the Receive Section of the Terminal Equipment (Nibble-Mode Operation)	442
Figure 212. Illustration of the signals that are output via the Receive Overhead Data Output Interface block (for Method 2).	443
6.3.6 Receive Section Interrupt Processing	443
BLOCK INTERRUPT ENABLE REGISTER (ADDRESS = 0x04)	444
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	444
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	445
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	445
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	446
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	446
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	446
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	447
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	447
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	448
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	448
RxE3 INTERRUPT ENABLE REGISTER - 1 (ADDRESS = 0x12)	448
RxE3 INTERRUPT STATUS REGISTER - 1 (ADDRESS = 0x14)	449
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	449
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	449
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	450
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	450
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	451
RxE3 CONFIGURATION & STATUS REGISTER 2 (ADDRESS = 0x11)	451

RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	451
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	452
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	452
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	452
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	453
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	453
RxE3 CONFIGURATION & STATUS REGISTER 1 (ADDRESS = 0x10)	454
RxE3 INTERRUPT ENABLE REGISTER - 2 (ADDRESS = 0x13)	454
RxE3 INTERRUPT STATUS REGISTER - 2 (ADDRESS = 0x15)	454
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	455
RxE3 LAPD CONTROL REGISTER (ADDRESS = 0x18)	455
7.0 diagnostic operation of the xrt72L54 framer ic	456
Figure 213. Illustration of the Framer Local Loop-back path, within the XRT72L54 DS3/E3 Framer IC	456
8.0 High Speed HDLC Controller Mode of Operation	458
8.1 CONFIGURING THE CHANNEL TO OPERATE IN THE HIGH SPEED HDLC CONTROLLER MODE	458
TABLE 93: ADDRESS LOCATIONS OF EACH OF THE HDLC CONTROL REGISTERS WITHIN THE XRT72L54 DE- VICE.	458
HDLC CONTROL REGISTER (ADDRESS = 0x82)	458
8.2 OPERATING THE HIGH SPEED HDLC CONTROLLER	458
8.2.1 Operating the Transmit HDLC Controller Block	459
TABLE 94: DESCRIPTION OF EACH OF THE TRANSMIT HDLC CONTROLLER PINS	460
Figure 214. A Simple Illustration of an Outbound HDLC Frame, as assembled by the Transmit HDLC Con- troller, when CRC-32 is selected.	461
Figure 215. A Simple Illustration of an Outbound HDLC Frame, as assembled by the Transmit HDLC Con- troller, when CRC-16 is selected.	462
8.2.2 Operating the Receive HDLC Controller Block	462
TABLE 95: DESCRIPTION OF EACH OF THE RECEIVE HDLC CONTROLLER PINS	463
ORDERING INFORMATION	464
PACKAGE DIMENSIONS	464
REVISION HISTORY	465

PIN DESCRIPTION

PIN #	PIN NAME	TYPE	DESCRIPTION
A1	TxLev[1]	O	See Description for Pin C3
A2	EncoDis[1]	O	See Description for Pin B2
A3	RxOOF[0]	O	Receiver "Out of Frame" Indicator: The Receive Section of the XRT72L54 Framer IC will assert this output signal whenever it has declared an "Out of Frame" (OOF) condition with the incoming DS3 or E3 frames. This signal is negated when the framer correctly locates the framing alignment bits or bytes and correctly aligns itself with the incoming DS3 or E3 frames.
A4	RxRed[1]	O	See Description for Pin B5
A5	$\overline{\text{Req}}[0]$	O	Receive Equalization Enable/Disable Select output pin - (to be connected to the XRT7300 DS3/E3 Line Interface Unit IC): This output pin is intended to be connected to the $\overline{\text{REQ}}$ input pin of the XRT7300 DS3/E3 (REQDIS or REQEN of the XRT73L03 or XRT73L04) Line Interface Unit IC. The user can control the state of this output pin by writing a '0' or '1' to Bit 5 ($\overline{\text{REQ}}$) within the Line Interface Driver Register (Address = 0x80). If the user commands this signal to toggle "high" then the internal Receive Equalizer (within the XRT7300 Device) will be disabled. Conversely, if the user commands this output signal to toggle "low", then the internal Receive Equalizer (within the XRT7300 Device) will be enabled. For information on the criteria that should be used when deciding whether to bypass the equalization circuitry or not, please consult the "XRT7300 DS3/E3 Line Interface Unit" data sheet. Writing a "1" to Bit 5 of the Line Interface Drive Register (Address = 0x80) will cause this output pin to toggle "high". Writing a "0" to this bit-field will cause this output pin to toggle "low". If the Exar XRT7300 DS3/E3 family of Line Interface Unit IC's are not used, then this output pin can be used for other purposes.
A6	LLOOP[1]	O	See Description for Pin C7
A7	RLOOP[1]	O	See Description for Pin B7
A8	ExtLOS[1]	I	See Description for Pin D9
A9	RxOHClk[1]/ RxHDLCClk[1]	O	See Description for Pin D12
A10	TxOHClk[1]	O	See Description for Pin A14
A11	TxOHFrame[1]/ TxHDLCClk[1]	O	See Description for Pin C13
A12	TxOH[1]/ TxHDLCDat5[1]	I	See Description for Pin A15
A13	RxOHFrame[0]/ RxHDLCDat4[0]	O	Receive Overhead Frame Boundary Indicator: This output pin pulses "high" whenever the Receive Overhead Data Output Interface" block outputs the first overhead bit (or nibble) of a new DS3 or E3 frame. Receive HDLC Data Output - 4: This pin contains bit 4 RxHDLCD data when the HDLC controller is on.

PIN DESCRIPTION

PIN #	PIN NAME	TYPE	DESCRIPTION
A14	TxOHClk[0]	O	Transmit Overhead Clock: This output signal serves two purposes: 1. The Transmit Overhead Data Input Interface block will provide a rising clock edge on this signal, one bit-period prior to the start to the instant that the "Transmit Overhead Data Input Interface" block is processing an overhead bit. 2. The Transmit Overhead Data Input Interface will sample the data at the "TxOH" input pin, on the falling edge of this clock signal (provided that the "TxOHIns" input pin is "HIGH"). NOTE: The Transmit Overhead Data Input Interface block will supply a clock edge for all overhead bits within the DS3 or E3 frame (via the "TxOHClk" output signal). This includes those overhead bits that the "Transmit Overhead Data Input Interface" will not accept from the Terminal Equipment.
A15	TxOH[0]/ TxHDLCDat5[0]	I	Transmit Overhead Input Pin: The Transmit Overhead Data Input Interface accepts the overhead data via this input pin, and inserts into the "overhead" bit position within the very next "outbound" DS3 or E3 frame. If the "TxOHIns" pin is pulled "high", the Transmit Overhead Data Input Interface will sample the data at this input pin (TxOH), on the falling edge of the "TxOHClk" output pin. Conversely, if the "TxOHIns" pin is pulled "low", then the Transmit Overhead Data Input Interface will NOT sample the data at this input pin (TxOH). Consequently, this data will be ignored. Transmit HDLC Data Input - 5: This pin accepts bit 5 TxHDLCDat when the HDLC controller is turned on.
A16	TxNib2[1]/ TxHDLCDat2[1]	I	See Description for Pin C20
A17	RxSer[1]/ RxIdle[1]	O	See Description for Pin F19
A18	TxOHInd[1]/ TxHDLCDat6[1]	O I	See Description for Pin E19
A19	RxOHInd[1]	O	See Description for Pin G18
A20	RxCk[1]	O	See Description for Pin D20
B1	TDI	I	Test Data In: Boundary Scan Test data input.

PIN DESCRIPTION

PIN #	PIN NAME	TYPE	DESCRIPTION
B2	EncoDis[0]	O	Encoder (HDB3) Disable Output pin (intended to be connected to the XRT7300 DS3/E3 Line Interface Unit IC): This output pin is intended to be connected to the Encodis input pin of the XRT7300 DS3/E3 Line Interface Unit IC. The user can control the state of this output pin by writing a "0" or "1" to Bit 3 (Encodis) within the Line Interface Driver Register (Address = 0x80). If the user commands this signal to toggle "high" then it will disable the B3ZS/HDB3 encoder circuitry within the XRT7300 IC. Conversely, if the user commands this output signal to toggle "low", then the B3ZS/HDB3 Encoder circuitry, within the XRT7300 IC will be enabled. Writing a "1" to Bit 3 of the Line Interface Driver Register (Address = 0x80) will cause this output pin to toggle "high". Writing a "0" to this bit-field will cause this output pin to toggle "low". The user is advised to disable the B3ZS/HDB3 encoder (within the XRT7300 IC) if the XRT72L54 Framer IC has been configured to operate in the B3ZS/HDB3 line code. NOTE: If the customer is not using the XRT7300 DS3/E3 Line Interface Unit IC, then he/she can use this output pin for a variety of other purposes.
B3	RxLOS[1]	O	See Description for Pin C4
B4	RxAIS[1]	O	See Description for Pin C5
B5	RxRed[0]	O	Receiver Red Alarm Indicator - Receive Framer: The Framer asserts this output pin to denote that one of the following events has been detected by the Receive Framer: LOS - Loss of Signal Condition OOF - Out of Frame Condition AIS - Alarm Indication Signal Detection
B6	$\overline{\text{Req}}[1]$	O	See Description for Pin A5
B7	RLOOP[0]	O	Remote Loopback Output Pin (to the XRT7300 DS3/E3 Line Interface Unit IC): This output pin is intended to be connected to the RLOOP input pin of the XRT7300 DS3/E3 Line Interface Unit IC. The user can command this signal to toggle "high" and, in turn, force the XRT7300 DS3/E3 Line Interface Unit IC into the "Remote Loopback" mode. Conversely, the user can command this signal to toggle "low" and allow the XRT7300 device to operate in the normal mode. (For a detailed description of the XR-T7300 DS3/E3 Line Interface Unit IC's operation during Remote Loopback, please see the XR-T7300 DS3/STS-1/ E3 Line Interface Unit IC's Data Sheet). Writing a "1" to bit 1 of the "Line Interface Drive Register (Address = 0x80) will cause this output pin to toggle "high". Writing a "0" to this bit-field will cause the RLOOP output to toggle "low". NOTE: If the customer is not using the XRT7300 DS3/E3 Line Interface Unit IC, then he/she can use this output pin for a variety of other purposes.

PIN DESCRIPTION

PIN #	PIN NAME	TYPE	DESCRIPTION
B8	RLOL[0]	I	Receive Loss of Lock Indicator - from the XRT7300 DS3/E3 Line Interface Unit IC: This input pin is intended to be connected to the RLOL (Receive Loss of Lock) output pin of the XRT7300 Line Interface Unit IC. The user can monitor the state of this pin by reading the state of Bit 1 (RLOL) within the Line Interface Scan Register (Address = 0x81). If this input pin is "low", then it means that the "clock recovery phase-locked-loop" circuitry, within the XRT7300 device is properly locked onto the incoming DS3 E3 data-stream; and is properly recovering clock and data from this DS3/E3 data-stream. However, if this input pin is "high", then it means that the phase-locked-loop circuitry, within the XRT7300 device has lost lock with the incoming DS3 or E3 data-stream, and is not properly recovering clock and data. For more information on the operation of the XRT7300 DS3/E3 Line Interface Unit IC, please consult the "XRT7300 DS3/E3 Line Interface Unit" data sheet. If the customer is not using the XRT7300 DS3/E3 Line Interface Unit IC, he/she can use this input pin for other purposes.
B9	DMO[1]	I	See Description for Pin C9
B10	RxOH[1]/ RxHDLCData6[1]	O	See Description for Pin C12
B11	TxOHIns[1]/ TxHDLCData4[1]	I	See Description for Pin C14
B12	TxAISEn[1]	I	See Description for Pin B15
B13	RxOHEnable[0]/ RxHDLCData5[0]	O	Receive Overhead Enable Indicator: The XRT72L54 device will assert this output signal for one "RxOutClk" period when it is safe for the Terminal Equipment to sample the data on the "RxOH" output pin. Receive HDLC Data Output - 5: This pin contains bit 5 RxHDLC data when the HDLC controller is on.
B14	TxOHEnable[0]/ TxHDLCData7[0]	O I	Transmit Overhead Input Enable: The XRT72L54 device will assert this signal, for one "TxInClk" period, just prior to the instant that the "Transmit Overhead Data Input Interface" will be sampling and processing an overhead bit. If the Terminal Equipment intends to insert its own value for an overhead bit, into the outbound DS3 or E3 frame, it is expected to sample the state of this signal, upon the falling edge of "TxInClk". Upon sampling the "TxOHEnable" high, the Terminal Equipment should (1) place the desired value of the overhead bit, onto the "TxOH" input pin and (2) assert the "TxOHIns" input pin. The Transmit Overhead Data Input Interface" block will sample and latch the data on the "TxOH" signal, upon the rising edge of the very next "TxInClk" input signal. Transmit HDLC Data Input - 7: This pin accepts bit 7 TxHDLC data when the HDLC controller is turned on.