



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



GENERAL DESCRIPTION

The XRT73L02M is a two-channel fully integrated Line Interface Unit (LIU) for E3/DS3/STS-1 applications. It incorporates independent Receivers, Transmitters in a single 100 pin TQFP package.

The XRT73L02M can be configured to operate in either E3 (34.368 MHz), DS3 (44.736 MHz) or STS-1 (51.84 MHz) modes. The transmitter can be turned off or tri-stated for redundancy support and for conserving power.

The XRT73L02M's differential receiver provides high noise interference margin and is able to receive the data over 1000 feet of cable or with up to 12 dB of cable attenuation.

The XRT73L02M provides both Serial Microprocessor Interface as well as Hardware mode for programming and control.

The XRT73L02M supports local, remote and digital loop-backs. The XRT73L02M also contains an on-board Pseudo Random Binary Sequence (PRBS) generator and detector with the ability to insert and detect single bit error.

FEATURES**RECEIVER:**

- On chip Clock and Data Recovery circuit for high input jitter tolerance.
- Meets the jitter tolerance requirements as specified in ITU-T G.823_1993 for E3 and Telcordia GR-499-CORE for DS3 applications.
- Detects and Clears LOS as per G.775.
- Receiver Monitor mode handles up to 20 dB flat loss with 6 dB cable attenuation.
- On chip B3ZS/HDB3 encoder and decoder that can either be enabled or disabled.
- On-chip clock synthesizer generates the appropriate rate clock from a single frequency XTAL.

- Provides low jitter clock outputs for either DS3, E3 or STS-1 rates.
- On-chip clock synthesizer provides the appropriate rate clock from a single 12.288 MHz Clock.
- Provides low jitter output clock.

TRANSMITTER:

- Compliant with Bellcore GR-499, GR-253 and ANSI T1.102 Specification for transmit pulse
- Tri-state Transmit output capability for redundancy applications
- Transmitter can be turned on or off.

CONTROL AND DIAGNOSTICS:


- 5 wire Serial Microprocessor Interface for control and configuration.
- Supports optional internal Transmit Driver Monitoring.
- PRBS error counter register to accumulate errors.
- Hardware Mode for control and configuration.
- Supports Local, Remote and Digital Loop-backs.
- Single 3.3 V \pm 5% power supply.
- 5 V Tolerant I/O.
- Available in 100 pin TQFP.
- -40°C to 85°C Industrial Temperature Range.

APPLICATIONS

- E3/DS3 Access Equipment.
- STS1-SPE to DS3 Mapper.
- DSLAMs.
- Digital Cross Connect Systems.
- CSU/DSU Equipment.
- Routers.
- Fiber Optic Terminals.

TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT

FIGURE 1. BLOCK DIAGRAM OF THE XRT 73L02M




TRANSMIT INTERFACE CHARACTERISTICS

- Accepts either Single-Rail or Dual-Rail data from Terminal Equipment and generates a bipolar signal to the line
- Integrated Pulse Shaping Circuit.
- Built-in B3ZS/HDB3 Encoder (which can be disabled).
- Accepts Transmit Clock with duty cycle of 30%-70%.
- Generates pulses that comply with the ITU-T G.703 pulse template for E3 applications.
- Generates pulses that comply with the DSX-3 pulse template, as specified in Bellcore GR-499-CORE and ANSI T1.102_1993.
- Generates pulses that comply with the STSX-1 pulse template, as specified in Bellcore GR-253-CORE.
- Transmitter can be turned off in order to support redundancy designs.

RECEIVE INTERFACE CHARACTERISTICS

- Integrated Adaptive Receive Equalization for optimal Clock and Data Recovery.
- Declares and Clears the LOS defect per ITU-T G.775 requirements for E3 and DS3 applications.
- Meets Jitter Tolerance Requirements, as specified in ITU-T G.823_1993 for E3 Applications.
- Meets Jitter Tolerance Requirements, as specified in Bellcore GR-499-CORE for DS3 Applications.
- Declares Loss of Signal (LOS) and Loss of Lock (LOL) Alarms.
- Built-in B3ZS/HDB3 Decoder (which can be disabled).
- Recovered Data can be muted while the LOS Condition is declared.
- Outputs either Single-Rail or Dual-Rail data to the Terminal Equipment.

FIGURE 2. PIN OUT OF THE XRT73L02M



ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT73L02MIV	14mm x 14mm 100 Pin TQFP	-40 °C to +85 °C

TABLE OF CONTENTS

GENERAL DESCRIPTION	1
FEATURES	1
APPLICATIONS	1
Figure 1. Block Diagram of the XRT73L02M	2
TRANSMIT INTERFACE CHARACTERISTICS	2
RECEIVE INTERFACE CHARACTERISTICS	2
Figure 2. Pin Out of the XRT73L02M	3
ORDERING INFORMATION	3
TABLE OF CONTENTS	I
PIN DESCRIPTIONS (BY FUNCTION)	4
TRANSMIT INTERFACE	4
RECEIVE INTERFACE	6
CLOCK INTERFACE	9
OPERATING MODE SELECT	10
CONTROL AND ALARM INTERFACE	14
ANALOG POWER AND GROUND	15
DIGITAL POWER AND GROUND	16
1.0 ELECTRICAL CHARACTERISTICS	17
TABLE 1: ABSOLUTE MAXIMUM RATINGS	17
TABLE 2: DC ELECTRICAL CHARACTERISTICS:	17
2.0 TIMING CHARACTERISTICS	18
Figure 3. Typical interface between terminal equipment and the XRT73L02M (dual-rail data)	18
Figure 4. Transmitter Terminal Input Timing	18
Figure 5. Receiver Data output and code violation timing	19
Figure 6. Transmit Pulse Amplitude test circuit for E3, DS3 and STS-1 Rates	20
3.0 LINE SIDE CHARACTERISTICS:	20
3.1 E3 LINE SIDE PARAMETERS:	20
Figure 7. Pulse Mask for E3 (34.368 mbits/s) interface as per itu-t G.703	20
TABLE 3: E3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS	21
Figure 8. Bellcore GR-253 CORE Transmit Output Pulse Template for SONET STS-1 Applications	22
TABLE 4: STS-1 PULSE MASK EQUATIONS	22
TABLE 5: STS-1 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-253) ..	23
Figure 9. Transmit Output Pulse Template for DS3 as per Bellcore GR-499	23
TABLE 6: DS3 PULSE MASK EQUATIONS	24
TABLE 7: DS3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-499)	24
Figure 10. Microprocessor Serial Interface Structure	25
Figure 11. Timing Diagram for the Microprocessor Serial Interface	25
TABLE 8: MICROPROCESSOR SERIAL INTERFACE TIMINGS (TA = 250C, VDD=3.3V± 5% AND LOAD = 10PF)	26
FUNCTIONAL DESCRIPTION:	27
4.0 The Transmitter Section:	27
Figure 12. Single-Rail or NRZ Data Format (Encoder and Decoder are Enabled)	27
Figure 13. Dual-Rail Data Format (encoder and decoder are disabled)	27
4.0.1 Transmit Clock:	28
4.0.2 B3ZS/HDB3 Encoder:	28
Figure 14. B3ZS Encoding Format	28
4.0.3 Transmit Pulse Shaper:	29
Figure 15. HDB3 Encoding Format	29
4.0.4 Transmit Drive Monitor:	30
4.0.5 Transmitter Section On/Off:	30
Figure 16. Transmit Driver Monitor set-up.	30
5.0 The Receiver Section:	31
5.0.1 AGC/Equalizer:	31

Figure 17. Interference Margin Test Set up for DS3/STS-1	32
Figure 18. Interference Margin Test Set up for E3.	32
TABLE 9: INTERFERENCE MARGIN TEST RESULTS	32
5.0.2 Clock and Data Recovery:	33
5.0.3 B3ZS/HDB3 Decoder:	33
5.0.4 LOS (Loss of Signal) Detector:	34
DISABLING ALOS/DLOS DETECTION:	34
TABLE 10: THE ALOS (ANALOG LOS) DECLARATION AND CLEARANCE THRESHOLDS FOR A GIVEN SETTING OF LOSTHR AND REQEN (DS3 AND STS-1 APPLICATIONS)	34
Figure 19. Loss Of Signal Definition for E3 as per ITU-T G.775	35
Figure 20. Loss of Signal Definition for E3 as per ITU-T G.775.	35
6.0 Jitter:	36
6.0.1 Jitter Tolerance - Receiver:	36
Figure 21. Jitter Tolerance Measurements	36
Figure 22. Input Jitter Tolerance For DS3/STS-1	37
Figure 23. Input Jitter Tolerance for E3	37
6.0.2 Jitter Transfer - Receiver/Transmitter:	38
TABLE 11: JITTER AMPLITUDE VERSUS MODULATION FREQUENCY (JITTER TOLERANCE)	38
TABLE 12: JITTER TRANSFER SPECIFICATION/REFERENCES	38
TABLE 13: JITTER TRANSFER PASS MASKS	39
Figure 24. Jitter Transfer Requirements and Jitter Attenuator Performance	39
6.1.1 Jitter Generation:	40
7.0 Serial Host interface:	40
TABLE 14: FUNCTIONS OF SHARED PINS	40
TABLE 15: REGISTER MAP AND BIT NAMES	40
TABLE 16: REGISTER MAP DESCRIPTION - GLOBAL	41
TABLE 17: REGISTER MAP AND BIT NAMES - CHANNEL 0 REGISTERS	42
TABLE 18: REGISTER MAP AND BIT NAMES - CHANNEL 1 REGISTERS	42
TABLE 20: REGISTER MAP DESCRIPTION	43
8.0 Diagnostic Features:	47
8.1 PRBS GENERATOR AND DETECTOR:	47
8.2 LOOPBACKS:	48
8.2.1 ANALOG LOOPBACK:	48
Figure 25. PRBS MODE	48
8.2.2 DIGITAL LOOPBACK:	49
Figure 26. Analog Loopback	49
8.2.3 REMOTE LOOPBACK:	50
Figure 27. Digital Loopback	50
8.3 TRANSMIT ALL ONES (TAOS):	51
Figure 28. Remote Loopback	51
Figure 29. Transmit All Ones (TAOS)	51
APPENDIX	52
Figure 30. EVALUATION BOARD SCHEMATICS	52
Figure 31. Evaluation Board Schematics	53
ORDERING INFORMATION	54
PACKAGE DIMENSIONS - 14X20 MM, 100PIN PACKAGE	54
REVISIONS	55

PIN DESCRIPTIONS (BY FUNCTION)

TRANSMIT INTERFACE

PIN #	SIGNAL NAME	TYPE	DESCRIPTION															
81	TxON	I	<p>Transmitter ON Input :</p> <p>This pin is active only when the corresponding TxON bit is set.</p> <p>Table below shows the status of the transmitter based on theTxON bit and TxON pin settings.</p> <table><tr><th>Bit</th><th>Pin</th><th>Transmitter Status</th></tr><tr><td>0</td><td>0</td><td>OFF</td></tr><tr><td>0</td><td>1</td><td>OFF</td></tr><tr><td>1</td><td>0</td><td>OFF</td></tr><tr><td>1</td><td>1</td><td>ON</td></tr></table> <p>NOTES:</p> <ol style="list-style-type: none">1. This pin will be active and can control the TTIP and TRING outputs only when the TxON_n bits in the channel register are set .2. When Transmitters are turned off the TTIP and TRING outputs are Tri-stated.3. This pin is internally pulled up.	Bit	Pin	Transmitter Status	0	0	OFF	0	1	OFF	1	0	OFF	1	1	ON
Bit	Pin	Transmitter Status																
0	0	OFF																
0	1	OFF																
1	0	OFF																
1	1	ON																
78 48	TxCLK_0 TxCLK_1	I	<p>Transmit Clock Input for TPOS and TNEG - Channel 0:</p> <p>Transmit Clock Input for TPOS and TNEG - Channel 1:</p> <p>The frequency accuracy of this input clock must be of nominal bit rate ± 20 ppm. The duty cycle can be 30%-70%.</p> <p>By default, input data is sampled on the falling edge of TxCLK when input data is changing on the rising edge of TxCLK..</p>															
76 50	TNEG_0 TNEG_1	I	<p>Transmit Negative Data Input - Channel 0:</p> <p>Transmit Negative Data Input - Channel 1:</p> <p>In Dual-rail mode, these pins are sampled on the falling or rising edge of TxCLK_n</p> <p>NOTE: These input pins are ignored and must be grounded if the Transmitter Section is configured to accept Single-Rail data from the Terminal Equipment.</p>															
77 49	TPOS_0 TPOS_1	I	<p>Transmit Positive Data Input - Channel 0:</p> <p>Transmit Positive Data Input - Channel 1:</p> <p>By default sampled on the falling edge of TxCLK</p>															
70 56	TTIP_0 TTIP_1	O	<p>Transmit TTIP Output - Channel 0:</p> <p>Transmit TTIP Output - Channel 1:</p> <p>These pins along with TRING transmit bipolar signals to the line using a 1:1 transformer.</p>															
71 55	TRING_0 TRING_1	O	<p>Transmit Ring Output - Channel 0:</p> <p>Transmit Ring Output - Channel 1:</p> <p>These pins along with TTIP transmit bipolar signals to the line using a 1:1 trans-former.</p>															

TRANSMIT INTERFACE

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
30	TxCiKINV/ SCiK	I	<p>Hardware Mode: Transmit Clock Invert</p> <p>Host Mode: Serial Clock Input:</p> <p>Function of this pin depends on whether the XRT73L02M is configured to operate in Hardware mode or Host mode.</p> <p>In Hardware mode, setting this input pin "High" configures all the Transmitters to sample the TPOS_n and TNEG_n data on the rising edge of the TxClk_n .</p> <p>NOTES:</p> <ol style="list-style-type: none"> 1. If the XRT73L02M is configured in HOST mode, this pin functions as SCiK input pin (please refer to the pin description for Microprocessor interface).
82	TxMON	I	<p>Transmitter Monitor:</p> <p>When this pin is pulled "High", MTIP and MRING are connected internally to TTIP and TRING and allows self monitoring of the transmitter.</p>
74 52	TxLEV_0 TxLEV_1	I	<p>Transmit Line Build-Out Enable/Disable Select - Channel 0:</p> <p>Transmit Line Build-Out Enable/Disable Select - Channel 1:</p> <p>These input pins select the Transmit Line Build-Out circuit.</p> <p>Setting these pins to "High" disables the Line Build-Out circuit of Channel n. In this mode, Channel n outputs partially-shaped pulses onto the line via the TTIP_n and TRing_n output pins.</p> <p>Setting these pins to "Low" enables the Line Build-Out circuit of Channel n. In this mode, Channel n outputs shaped pulses onto the line via the TTIP_n and TRing_n output pins.</p> <p>To comply with the Isolated DSX-3/STSX-1 Pulse Template Requirements per Bellcore GR-499-CORE or Bellcore GR-253-CORE:</p> <ol style="list-style-type: none"> 1. Set these pins to "1" if the cable length between the Cross-Connect and the transmit output of Channel is greater than 225 feet. 2. Set these pins to "0" if the cable length between the Cross-Connect and the transmit output of Channel is less than 225 feet. <p>These pins are active only if the following two conditions are true:</p> <ol style="list-style-type: none"> a. The XRT73L02M is configured to operate in either the DS3 or SONET STS-1 Modes. b. The XRT73L02M is configured to operate in the Hardware Mode. <p>NOTES:</p> <ol style="list-style-type: none"> 1. These pins are internally pulled down. 2. If the XRT73L02M is configured in HOST mode, these pins should be tied to GND.

TRANSMIT INTERFACE

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
75 51	TAOS_0 TAOS_1	I	<p>Transmit All Ones Select - Channel 0:</p> <p>Transmit All Ones Select - Channel 1:</p> <p>A "High" on this pin causes the Transmitter Section of Channel_n to generate and transmit a continuous AMI all "1's" pattern onto the line. The frequency of this "1's" pattern is determined by TxClk_n.</p> <p>NOTES:</p> <ol style="list-style-type: none"> 1. This input pin is ignored if the XRT73L02M is operating in the HOST Mode and should be tied to GND. 2. Analog Loopback and Remote Loopback have priority over request. 3. This pin is internally pulled down.

RECEIVE INTERFACE

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
1 25	REQEN_0 REQEN_1	I	<p>Receive Equalization Enable Input - Channel 0:</p> <p>Receive Equalization Enable Input - Channel 1:</p> <p>Setting this input pin "High" enables the Internal Receive Equalizer of Channel_n. Setting this pin "Low" disables the Internal Receive Equalizer.</p> <p>NOTES:</p> <ol style="list-style-type: none"> 1. This input pin is ignored and should be connected to GND if the XRT73L02M is operating in the HOST Mode 2. This pin is internally pulled down.
31	RxON/ SDI	I	<p>Hardware Mode: Receiver Turn ON Input</p> <p>Host Mode: Serial Data Input:</p> <p>Function of this pin depends on whether the XRT73L02M is configured to operate in Hardware mode or Host mode.</p> <p>In Hardware mode, setting this input pin "High" turns on and enables the Receivers of all the channels.</p> <p>NOTES:</p> <ol style="list-style-type: none"> 1. If the XRT73L02M is configured in HOST mode, this pin functions as SDI input pin (please refer to the pin description for Microprocessor Interface) 2. This pin is internally pulled down.
27	RxMON/ SDO	I	<p>Hardware Mode: Receive Monitoring Mode</p> <p>Host Mode: Serial Data Output:</p> <p>In Hardware mode, when this pin is tied "High" all 2 channels configure into monitoring channels. In the monitoring mode, the Receiver is capable of monitoring the signals with 20 dB flat loss plus 6 dB cable attenuation. This allows monitoring very weak signal before declaring LOS.</p> <p>In HOST Mode each channel can be independently configured to be a monitoring channel by setting the bits in the channel control registers.</p> <p>NOTE: If the XRT73L02M is configured in HOST mode, this pin functions as SDO pin (please refer to the pin description for the Microprocessor Interface).</p>

RECEIVE INTERFACE

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
91 36	RxCLK_0 RXCLK_1	O	Receive Clock Output - Channel 0: Receive Clock Output - Channel 1: By default, RPOS and RNEG data sampled on the rising edge RxCLK.. Set the RxCLKINV bit or tie RCLKINV pin "High" to sample RPOS/RNEG data on the falling edge of RxCLK
92 35	RPOS_0 RPOS_1	O	Receive Positive Data Output - Channel 0: Receive Positive Data Output - Channel 1: NOTE: If the B3ZS/HDB3 Decoder is enabled in Single-rail mode, then the zero suppression patterns in the incoming line signal (such as: "00V", "000V", "B0V", "B00V") is removed and replaced with '0'.
93 34	RNEG_0/LCV_0 RNEG_1/LCV_1	O	Receive Negative Data Output/Line Code Violation Indicator - Channel 0: Receive Negative Data Output/Line Code Violation Indicator - Channel 1: In Dual Rail mode, a negative pulse is output through RNEG. Line Code Violation Indicator - Channel n: If configured in Single Rail mode then Line Code Violation will be output.
8 18	RRING_0 RRING_1	I	Receive Ring Input - Channel 0: Receive Ring Input - Channel 1: These pins along with RTIP receive the bipolar line signal from the remote DS3/E3/STS-1 Terminal.
9 17	RTIP_0 RTIP_1	I	Receive TIP Input - Channel 0: Receive TIP Input - Channel 1: These pins along with RRING receive the bipolar line signal from the Remote DS3/E3/STS-1 Terminal.
29	RxCiKINV/ \overline{CS}	I	Hardware Mode: RxClk INVERT Host Mode: Chip Select: Function of this pin depends on whether the XRT73L02M is configured to operate in Hardware mode or Host mode. In Hardware mode, setting this input pin "High" configures the Receiver Section of all channels to invert the RxClk_n output signals and outputs the recovered data via RPOS_n and RNEG_n on the falling edge of RxClk_n. NOTE: If the XRT73L02M is configured in HOST mode, this pin functions as CS input pin (please refer to the pin description for Microprocessor Interface).

CLOCK INTERFACE

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
66	E3CLK	I	E3 Clock Input (34.368 MHz \pm 20 ppm): If any of the channels is configured in E3 mode, a reference clock 34.368 MHz is applied on this pin. NOTE: In single frequency mode, this reference clock is not required.
63	DS3CLK	I	DS3 Clock Input (44.736 MHz \pm 20 ppm): If any of the channels is configured in DS3 mode, a reference clock 44.736 MHz. is applied on this pin. NOTE: In single frequency mode, this reference clock is not required.
60	STS-1CLK/ 12M	I	STS-1 Clock Input (51.84 MHz \pm 20 ppm): If any of the channels is configured in STS-1 mode, a reference clock 51.84 MHz is applied on this pin.. In Single Frequency Mode, a reference clock of 12.288 MHz \pm 20 ppm is connected to this pin and the internal clock synthesizer generates the appropriate clock frequencies based on the configuration of the channels in E3, DS3 or STS-1.
99	SFM_EN	I	Single Frequency Mode Enable: Tie this pin "High" to enable the Single Frequency Mode. A reference clock of 12.288 MHz \pm 20 ppm is applied. This offers the flexibility of using a low cost reference clock and configures the board for either E3 or DS3 or STS-1 without the need to change any components on the board. Tie this pin "Low" if single frequency mode is not selected. In this case, the appropriate reference clocks must be provided. NOTE: This pin is internally pulled down
80 46	CLKOUT_0 CLKOUT_1	O	Clock output for channel 0 Clock output for channel 1 Low jitter clock is output for each channel based on the mode selection (E3,DS3 or STS-1) if the CLK_EN_n bit is set in the control register or CLKOUT_EN pin is tied "High". This eliminates the need for a separate clock source for the framer. NOTES: 1. The maximum drive capability for the clockouts is 16 mA.
45	CLKOUT_EN	I	Clock Output Enable in Single Frequency Mode: Tie this pin "High" to enable the output clocks via the CLKOUT pins.

CONTROL AND ALARM INTERFACE

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
73 53	MRING_0 MRING_1	I	Monitor Ring Input - Channel 0: Monitor Ring Input - Channel 1: The bipolar line output signal from TRING_n is connected to this pin via a 270 Ω resistor to check for line driver failure. NOTE: This pin is internally pulled "High".
72 54	MTIP_0 MTIP_1	I	Monitor Tip Input - Channel 0: Monitor Tip Input - Channel 1: The bipolar line output signal from TTIP_n is connected to this pin via a 270-ohm resistor to check for line driver failure. NOTE: This pin is internally pulled "High".
79 47	DMO_0 DMO_1	O	Drive Monitor Output - Channel 0: Drive Monitor Output - Channel 1: If MTIP_n and MRING_n has no transition pulse for 128 ± 32 TxCLK_n cycles, DMO_n goes "High" to indicate the driver failure. DMO_n output stays "High" until the next AMI signal is detected.
94 33	RLOS_0 RLOS_1	O	Receive Loss of Signal Output Indicator - Channel 0: Receive Loss of Signal Output Indicator - Channel 1: This output pin toggles "High" if the receiver has detected a Loss of Signal Condition. The criteria for declaring /clearing an LOS Condition depends upon whether it is operating in the E3 or STS-1/DS3 Mode.
95 32	RLOL_0 RLOL_1	O	Receive Loss of Lock Output Indicator - Channel 0: Receive Loss of Lock Output Indicator - Channel 1: This output pin toggles "High" if a Loss of Lock Condition is detected. LOL (Loss of Lock) condition occurs if the recovered clock frequency deviates from the Reference Clock frequency (available at either E3CLK or DS3CLK or STS-1CLK input pins) by more than 0.5%.
11	RXA	****	External Resistor of 3 K $\Omega \pm 1\%$. Should be connected between RxA and RxB for internal bias.
12	RXB	****	External Resistor of 3K $\Omega \pm 1\%$. Should be connected between RxA and RxB for internal bias.
98	$\overline{\text{ICT}}$	I	In-Circuit Test Input: Setting this pin "Low" causes all digital and analog outputs to go into a high-impedance state to allow for in-circuit testing. For normal operation, tie this pin "High". NOTE: This pin is internally pulled "High".
96	TEST	****	Factory Test Pin NOTE: This pin must be connected to GND for normal operation.

CONTROL AND ALARM INTERFACE

28	LOSMUT/ $\overline{\text{INT}}$	I/O	Hardware Mode: MUTE-upon-LOS Enable Input Host Mode: Interrupt Output: In Hardware Mode, setting pin "High" configures all the channels to Mute the recovered data on the RPOS_n and RNEG_n whenever one of the channels declares an LOS condition. RPOS_n and RNEG_n outputs are pulled "Low". Muting of the output data can be configured/controlled on a per channel basis in Host Mode. NOTE: If the XRT73L02M is configured in HOST mode, this pin functions as $\overline{\text{INT}}$ pin (please refer to the pin description for the Microprocessor Interface).															
4 22	LLB_0 LLB_1	I	Local Loop-back - Channel 0: Local Loop-back - Channel 1: This input pin along with RLB_n configures different Loop-Back modes. A "High" on this pin with RLB_n set to "Low" configures Channel_n to operate in the Analog Local Loop-back Mode. A "High" on this pin with RLB_n set to "High" configures Channel_n to operate in the Digital Local Loop-back Mode. NOTE: This input pin is ignored and should be connected to GND if operating in the HOST Mode.															
5 21	RLB_0 RLB_1	I	Remote Loop-back - Channel 0: Remote Loop-back - Channel 1: This input pin along with LLB_n configures different Loop-Back modes. A "High" on this pin with LLB_n set to "Low" configures Channel_n to operate in the Remote Loop-back Mode. A "High" on this pin with LLB_n set to "High" configures Channel_n to operate in the Digital Local Loop-back Mode. <table border="1"><thead><tr><th>RLB_n</th><th>LLB_n</th><th>Loopback Mode</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>Normal Operation</td></tr><tr><td>0</td><td>1</td><td>Analog Local</td></tr><tr><td>1</td><td>0</td><td>Remote</td></tr><tr><td>1</td><td>1</td><td>Digital</td></tr></tbody></table> NOTE: This input pin is ignored and should be connected to GND when operating in the HOST Mode.	RLB_n	LLB_n	Loopback Mode	0	0	Normal Operation	0	1	Analog Local	1	0	Remote	1	1	Digital
RLB_n	LLB_n	Loopback Mode																
0	0	Normal Operation																
0	1	Analog Local																
1	0	Remote																
1	1	Digital																

MODE SELECT

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
2 24	E3_0 E3_1	I	E3 Mode Select Input A "High" on this pin configures in E3 mode. A "Low" on this pin configures in either STS-1 or DS3 mode depending on the settings on pins 3 and 23.. NOTES: <ol style="list-style-type: none"> 1. This pin is internally pulled down 2. This pin is ignored if configured to operate in HOST mode.
3 23	STS1/ $\overline{\text{DS3}}$ _0 STS1/ $\overline{\text{DS3}}$ _1	I	STS-1/DS3 Select Input A "High" on these pins configures in STS-1 mode. A "Low" on these pins configures in DS3 mode. These pins are ignored if the E3_n pins are set to "High". NOTES: <ol style="list-style-type: none"> 1. This pin is internally pulled down 2. This pin is ignored if configured to operate in HOST mode.
26	HOST/ $\overline{\text{HW}}$	I	Host/Hardware Mode: Tie this pin "High" to configure in Host mode and "Low" for Hardware mode.
100	SR/ $\overline{\text{DR}}$	I	Single-Rail/Dual-Rail Select: Setting this "High" configures both the Transmitter and Receiver to operate in Single-rail mode and also enables the B3ZS/HDB3 Encoder and Decoder. In Single-rail mode, TNEG_n pin should be grounded. Setting this "Low" configures both the Transmitter and Receiver to operate in Dual-rail mode and disables the B3ZS/HDB3 Encoder and Decoder. NOTE: This pin is internally pulled down.

MICROPROCESSOR SERIAL INTERFACE - (HOST MODE)

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
29	$\overline{\text{CS}}$ RxCLKINV	I	Microprocessor Serial Interface - Chip Select Tie this "Low" to enable the communication with the Microprocessor Serial Interface. NOTE: If configured in Hardware Mode, this pin functions as RxClkINV.
30	SCLK TxCLKINV	I	Serial Interface Clock Input The data on the SDI pin is sampled on the rising edge of this signal. Additionally, during Read operations the Microprocessor Serial Interface updates the SDO output on the falling edge of this signal. NOTE: If configured in Hardware Mode, this pin functions as TxClkINV.

MICROPROCESSOR SERIAL INTERFACE - (HOST MODE)

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
31	SDI RxON	I	Serial Data Input: Data is serially input through this pin. The input data is sampled on the rising edge of the SClk. . NOTES: <ol style="list-style-type: none"> 1. This pin is internally pulled down 2. If configured in Hardware Mode, this pin functions as RxON.
27	SDO RxMON	I/O	Serial Data Output: This pin serially outputs the contents of the specified Command Register during Read Operations. The data is updated on the falling edge of the SClk and this pin is tri-stated upon completion of data transfer. NOTE: If configured in Hardware Mode, this pin functions as RxMON.
97	RESET	I	Register Reset: Setting this input pin "Low" causes to reset the contents of the Command Registers to their default settings and default operating configuration NOTE: This pin is internally pulled up.
28	INT LOSMUT	I/O	INTERRUPT Output: A transition to "Low" indicates that an interrupt has been generated. The interrupt function can be disabled by setting the interrupt enable bit to "0" in the Channel Control Register. NOTES: <ol style="list-style-type: none"> 1. In Hardware mode, this pin functions as LOSMUT. 2. This pin will remain asserted "Low" until the interrupt is serviced.

ANALOG POWER AND GROUND

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
84	TxAVDD_0	****	Transmitter Analog 3.3 V \pm 5% VDD - Channel 0
43	TxAVDD_1	****	Transmitter Analog 3.3 V \pm 5% VDD - Channel 1
83	TxAGND_0	****	Transmitter Analog GND - Channel 0
44	TxAGND_1	****	Transmitter Analog GND - Channel 1
6	RxAVDD_0	****	Receiver Analog 3.3 V \pm 5% VDD - Channel 0
20	RxAVDD_1	****	Receiver Analog 3.3 V \pm 5% VDD - Channel 1
7	RxAGND_0	****	Receiver Analog GND - Channel_0
19	RxAGND_1	****	Receive Analog GND - Channel 1
86	AVDD_0	****	Analog 3.3 V \pm 5% VDD - Channel 0
41	AVDD_1	****	Analog 3.3 V \pm 5% VDD - Channel 1
85	AGND_0	****	Analog GND - Channel 0
42	AGND_1	****	Analog GND - Channel 1
13	AVDD	****	Analog 3.3 V \pm 5% VDD

ANALOG POWER AND GROUND

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
10	AGND	****	Analog GND
14	AGND	****	Analog GND
15	AGND	****	Analog GND
16	AGND	****	Analog GND

DIGITAL POWER AND GROUND

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
69	TxVDD_0	****	Transmitter 3.3 V \pm 5% VDD Channel 0
57	TxVDD_1	****	Transmitter 3.3 V \pm 5% VDD Channel 1
68	TxGND_0	****	Transmitter GND - Channel 0
58	TxGND_1	****	Transmitter GND - Channel 1
89	RxDVDD_0	****	Receiver 3.3 V \pm 5% VDD - Channel 0
38	RxDVDD_1	****	Receiver 3.3 V \pm 5% VDD - Channel 1
90	RxDGND_0	****	Receiver Digital GND - Channel 0
37	RxDGND_1	****	Receiver Digital GND - Channel 1
87	DVDD_0	****	3.3 V \pm 5% VDD - Channel 0
40	DVDD_1	****	3.3 V \pm 5% VDD - Channel 188
88	DGND_0	****	Digital GND - Channel 0
39	DGND_1	****	Digital GND - Channel 1
61	DVDD	****	Digital VDD 3.3.v \pm 5%
62	DVDD	****	Digital VDD 3.3.v \pm 5%
67	DVDD	****	Digital VDD 3.3.v \pm 5%
59	DGND	****	Digital GND
64	DGND	****	Digital GND
65	DGND	****	Digital GND

1.0 ELECTRICAL CHARACTERISTICS

TABLE 1: ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	MIN	MAX	UNITS	COMMENTS
V _{DD}	Supply Voltage	-0.5	6.0	V	Note 1
V _{IN}	Input Voltage at any Pin	-0.5	5+0.5	V	Note 1
I _{IN}	Input current at any pin		100	mA	Note 1
S _{TEMP}	Storage Temperature	-65	150	°C	Note 1
A _{TEMP}	Ambient Operating Temperature	-40	85	°C	linear airflow 0 ft./min
ThetaJA	Thermal Resistance		35	°C/W	linear air flow 0ft/min
ThetaJC			6	°C/W	
M _{LEVL}	Exposure to Moisture	5		level	EIA/JEDEC JESD22-A112-A
ESD	ESD Rating	2000		V	Note 2

NOTES:

1. Exposure to or operating near the Min or Max values for extended period may cause permanent failure and impair reliability of the device.
2. ESD testing method is per MIL-STD-883D,M-3015.7

TABLE 2: DC ELECTRICAL CHARACTERISTICS:

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
DV _{DD}	Digital Supply Voltage	3.135	3.3	3.465	V
AV _{DD}	Analog Supply Voltage	3.135	3.3	3.465	V
I _{CC}	Supply current requirement	100	210	325	mA
P _{DD}	Power Dissipation		700	900	mW
V _{IL}	Input Low Voltage			0.8	V
V _{IH}	Input High Voltage	2.0		5.0	V
V _{OL}	Output Low Voltage, I _{OUT} = - 4mA			0.4	V
V _{OH}	Output High Voltage, I _{OUT} = 4 mA	2.4			V
I _L	Input Leakage Current ¹			±10	μA
C _I	Input Capacitance			10	pF
C _L	Load Capacitance			10	pF

NOTES:

1. Not applicable for pins with pull-up or pull-down resistors.
2. The Digital inputs and outputs are TTL 5V compliant.

2.0 TIMING CHARACTERISTICS

FIGURE 3. TYPICAL INTERFACE BETWEEN TERMINAL EQUIPMENT AND THE XRT73L02M (DUAL-RAIL DATA)






FIGURE 4. TRANSMITTER TERMINAL INPUT TIMING




SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
TxCk	Duty Cycle E3 DS3 STS-1	30	50 34.368 44.736 51.84	70	% MHz MHz MHz
t_{RTX}	TxCk Rise Time (10% to 90%)			4	ns
t_{FTX}	TxCk Fall Time (10% to 90%)			4	ns
t_{TSU}	TPOS/TNEG to TxCk falling set up time	3			ns
t_{THO}	TPOS/TNEG to TxCk falling hold time	3			ns
t_{TDY}	TTIP/TRING to TxCk rising propagation delay time		8		ns

FIGURE 5. RECEIVER DATA OUTPUT AND CODE VIOLATION TIMING



SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
RxClk	Duty Cycle	45	50	55	%
	E3		34.368		MHz
	DS3		44.736		MHz
	STS-1		51.84		MHz
t_{RRX}	RxCLK rise time (10% to 90%)		2	4	ns
t_{FRX}	RxCLK falling time (10% to 90%)		2	4	ns
t_{CO}	RxCLK to RPOS/RNEG delay time			4	ns
t_{LCVO}	RxCLK to rising edge of LCV output delay		2.5		ns

FIGURE 6. TRANSMIT INTERFACE CIRCUIT FOR E3, DS3 AND STS-1 RATES



3.0 LINE SIDE CHARACTERISTICS:

defined in ITU-T G.703 for 34.368 Mbits/s is shown in Figure 7.

3.1 E3 LINE SIDE PARAMETERS:

The XRT73L02M line output at the transformer output meets the pulse shape specified in ITU-T G.703 for 34.368 Mbits/s operation. The pulse mask as speci-

FIGURE 7. PULSE MASK FOR E3 (34.368 MBITS/S) INTERFACE AS PER ITU-T G.703




TABLE 3: E3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS

PARAMETER	MIN	TYP	MAX	UNITS
TRANSMITTER LINE SIDE OUTPUT CHARACTERISTICS				
Transmit Output Pulse Amplitude (Measured at secondary of the transformer)	0.9	1.0	1.1	V _{pk}
Transmit Output Pulse Amplitude Ratio	0.95	1.00	1.05	
Transmit Output Pulse Width	12.5	14.55	16.5	ns
RECEIVER LINE SIDE INPUT CHARACTERISTICS				
Receiver Sensitivity (length of cable)		1200		feet
Interference Margin	-20	-16		dB
Jitter Tolerance @ Jitter Frequency 800KHz	0.15	0.30		UI _{pp}
Signal level to Declare Loss of Signal			-35	dB
Signal Level to Clear Loss of Signal	-15			dB
Occurence of LOS to LOS Declaration Time	10		255	UI
Termination of LOS to LOS Clearance Time	10		255	UI

NOTE: The above values are at

TA = 25°C and V_{DD} = 3.3 V ± 5%.

FIGURE 8. BELLCORE GR-253 CORE TRANSMIT OUTPUT PULSE TEMPLATE FOR SONET STS-1 APPLICATIONS




TABLE 4: STS-1 PULSE MASK EQUATIONS

TIME IN UNIT INTERVALS	NORMALIZED AMPLITUDE
LOWER CURVE	
$-0.85 \leq T \leq -0.38$	- 0.03
$-0.38 \leq T \leq 0.36$	$0.5 \left[1 + \sin \frac{\pi}{2} \left(1 + \frac{T}{0.18} \right) \right] - 0.03$
$0.36 \leq T \leq 1.4$	- 0.03
UPPER CURVE	
$-0.85 \leq T \leq -0.68$	0.03
$-0.68 \leq T \leq 0.26$	$0.5 \left[1 + \sin \frac{\pi}{2} \left(1 + \frac{T}{0.34} \right) \right] + 0.03$
$0.26 \leq T \leq 1.4$	$0.1 + 0.61 \times e^{-2.4[T-0.26]}$

TABLE 5: STS-1 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-253)

PARAMETER	MIN	TYP	MAX	UNITS
TRANSMITTER LINE SIDE OUTPUT CHARACTERISTICS				
Transmit Output Pulse Amplitude (measured with TxLEV = 0)		0.75		V _{pk}
Transmit Output Pulse Amplitude (measured with TxLEV = 1)		0.98		V _{pk}
Transmit Output Pulse Width	8.6	9.65	10.6	ns
Transmit Output Pulse Amplitude Ratio	0.9	1.0	1.1	
RECEIVER LINE SIDE INPUT CHARACTERISTICS				
Receiver Sensitivity (length of cable)	900	1100		feet
Jitter Tolerance @ Jitter Frequency 400 KHz	0.15	0.79		UI _{pp}

NOTE: The above values are at

TA = 25°C and V_{DD} = 3.3 V ± 5%.

FIGURE 9. TRANSMIT OUPUT PULSE TEMPLATE FOR DS3 AS PER BELLCORE GR-499




TABLE 6: DS3 PULSE MASK EQUATIONS

TIME IN UNIT INTERVALS	NORMALIZED AMPLITUDE
LOWER CURVE	
$-0.85 \leq T \leq -0.36$	- 0.03
$-0.36 \leq T \leq 0.36$	$0.5 \left[1 + \sin \frac{\pi}{2} \left(1 + \frac{T}{0.18} \right) \right] - 0.03$
$0.36 \leq T \leq 1.4$	- 0.03
UPPER CURVE	
$-0.85 \leq T \leq -0.68$	0.03
$-0.68 \leq T \leq 0.36$	$0.5 \left[1 + \sin \frac{\pi}{2} \left(1 + \frac{T}{0.34} \right) \right] + 0.03$
$0.36 \leq T \leq 1.4$	$0.08 + 0.407 \times e^{-1.84[T-0.36]}$

TABLE 7: DS3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-499)

PARAMETER	MIN	TYP	MAX	UNITS
TRANSMITTER LINE SIDE OUTPUT CHARACTERISTICS				
Transmit Output Pulse Amplitude (measured with TxLEV = 0)		0.75		V _{pk}
Transmit Output Pulse Amplitude (measured with TxLEV = 1)		1.0		V _{pk}
Transmit Output Pulse Width	10.10	11.18	12.28	ns
Transmit Output Pulse Amplitude Ratio	0.9	1.0	1.1	
RECEIVER LINE SIDE INPUT CHARACTERISTICS				
Receiver Sensitivity (length of cable)	900	1100		feet
Jitter Tolerance @ 400 KHz (Cat II)		0.60		UI _{pp}

NOTE: The above values are at

TA = 25°C and V_{DD} = 3.3V ± 5%.

FIGURE 10. MICROPROCESSOR SERIAL INTERFACE STRUCTURE




FIGURE 11. TIMING DIAGRAM FOR THE MICROPROCESSOR SERIAL INTERFACE




TABLE 8: MICROPROCESSOR SERIAL INTERFACE TIMINGS ($T_A = 25^{\circ}\text{C}$, $V_{DD} = 3.3\text{V} \pm 5\%$ AND LOAD = 10pF)

SYMBOL	PARAMETER	MIN.	TYP.	MAX	UNITS
t_{21}	$\overline{\text{CS}}$ Low to Rising Edge of SCLK	5			ns
t_{22}	SDI to Rising Edge of SCLK	5			ns
t_{23}	SDI to Rising Edge of SCLK Hold Time	5			ns

TABLE 8: MICROPROCESSOR SERIAL INTERFACE TIMINGS ($T_A = 25^{\circ}\text{C}$, $V_{DD}=3.3\text{V}\pm 5\%$ AND LOAD = 10pF)

SYMBOL	PARAMETER	MIN.	TYP.	MAX	UNITS
t_{24}	SClk "Low" Time		25		ns
t_{25}	SClk "High" Time		25		ns
t_{26}	SClk Period		50		ns
t_{27}	Falling Edge of SClk to rising edge of $\overline{\text{CS}}$	0			ns
t_{28}	$\overline{\text{CS}}$ "Inactive" Time	50			ns
t_{29}	Falling Edge of SClk to SDO Valid Time			20	ns
t_{30}	Falling Edge of SClk to SDO Invalid Time			10	ns
t_{31}	Rising edge of $\overline{\text{CS}}$ to High Z		10		ns
t_{32}	Rise/Fall time of SDO Output			5	ns

TWO CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT

REV. 1.0.0

FUNCTIONAL DESCRIPTION:

Figure 1 shows the functional block diagram of the device. Each channel can be independently configured either by Hardware Mode or by Host Mode to support E3, DS3 or STS-1 modes. A detailed operation of each section is described below.


Each channel consists of the following functional blocks:

4.0 THE TRANSMITTER SECTION:

The Transmitter Section, within each Channel, accepts TTL/CMOS level signals from the Terminal Equipment in selectable data formats.

- Convert the CMOS level B3ZS or HDB3 encoded data into pulses with shapes that are compliant with the various industry standard pulse template requirements. Figures 7, 8 and 9 illustrate the pulse template requirements.
- Encode the un-encoded NRZ data into either B3ZS format (for DS3 or STS-1) or HDB3 format (for E3) and convert to pulses with shapes and width that are compliant with industry standard pulse template requirements. Figures 7, 8 and 9 illustrate the pulse template requirements.
- In Single-Rail or un-encoded Non-Return-to-Zero (NRZ) mode, data is input via TPOS_n pins while TNEG_n pins must be grounded. The NRZ or Single-Rail mode is selected when the SR/ \overline{DR} input pin is "High" (in Hardware Mode) or bit 0 of channel control register is "1" (in Host Mode). Figure 12 illustrates the Single-Rail or NRZ format.

FIGURE 12. SINGLE-RAIL OR NRZ DATA FORMAT (ENCODER AND DECODER ARE ENABLED)



- In Dual-Rail mode, data is input via TPOS_n and TNEG_n pins. TPOS_n contains positive data and TNEG_n contains negative data. The SR/ \overline{DR} input pin = "Low" (in Hardware Mode) or bit 0 of channel register = "0" (in Host Mode) enables the Dual-Rail mode. Figure 13 illustrates the Dual-Rail data format.

FIGURE 13. DUAL-RAIL DATA FORMAT (ENCODER AND DECODER ARE DISABLED)

