



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



GENERAL DESCRIPTION

The XRT73LC04A, 4-Channel, DS3/E3/STS-1 Line Interface Unit is a low power CMOS version of the XRT73L04A and consists of four independent line transmitters and receivers integrated on a single chip designed for DS3, E3 or SONET STS-1 applications.

Each channel of the XRT73LC04A can be configured to support the E3 (34.368 Mbps), DS3 (44.736 Mbps) or the SONET STS-1 (51.84 Mbps) rates. Each channel can be configured to operate in a mode/data rate that is independent of the other channels.

In the transmit direction, each channel encodes input data to either B3ZS (DS3/STS-1) or HDB3 (E3) format and converts the data into the appropriate pulse shapes for transmission over coaxial cable via a 1:1 transformer.

In the receive direction, the XRT73LC04A performs equalization on incoming signals, performs Clock Recovery, decodes data from either B3ZS or HDB3 format, converts the receive data into TTL/CMOS format, checks for LOS or LOL conditions and detects and declares the occurrence of Line Code Violations.


FEATURES

- Incorporates an improved Timing Recovery circuit and is pin and functional compatible to XRT73L04A
- Meets E3/DS3/STS-1 Jitter Tolerance Requirements
- Contains a 4-Wire Microprocessor Serial Interface
- Full Loop-Back Capability
- Transmit and Receive Power Down Modes
- Full Redundancy Support
- Uses Minimum External components
- Single +3.3V Power Supply
- Low Power CMOS design
- 5V tolerant I/O
- -40°C to +85°C Operating Temperature Range
- Available in a Thermally Enhanced 144 pin LQFP package

APPLICATIONS

- Digital Cross Connect Systems
- CSU/DSU Equipment
- Routers
- Fiber Optic Terminals
- Multiplexers
- ATM Switches

FIGURE 1. XRT73LC04A BLOCK DIAGRAM



TYPICAL APPLICATIONS

FIGURE 2. MULTICHANNEL ATM APPLICATION





FIGURE 3. MULTISERVICE - FRAME RELAY APPLICATION




TRANSMIT INTERFACE CHARACTERISTICS:

- Accepts either Single-Rail or Dual-Rail data from Terminal Equipment and generates a bipolar signal from the line
- Integrated Pulse Shaping Circuit
- Built-in B3ZS/HDB3 Encoder (which can be disabled)
- Contains Transmit Clock Duty Cycle Correction Circuit on-chip
- Generates pulses that comply with the ITU-T G.703 pulse template (E3 applications)
- Generates pulses that comply with the DSX-3 pulse template as specified in Bellcore GR-499-CORE and ANSI T1.102_1993
- Generates pulses that comply with the STSX-1 pulse template as specified in Bellcore GR-253-CORE
- Transmitter can be turned off in order to support redundancy designs

RECEIVE INTERFACE CHARACTERISTICS:

- Integrated Adaptive Receive Equalization (optional) and Timing Recovery
- Declares and Clears the LOS defect per ITU-T G.775 requirements (E3 and DS3 applications)
- Meets Jitter Tolerance Requirements as specified in ITU-T G.823_1993 (E3 Applications)
- Meets Jitter Tolerance Requirements as specified in Bellcore GR-499-CORE (DS3 Applications)
- Declares Loss of Signal (LOS) and Loss of Lock (LOL) Alarms
- Built-in B3ZS/HDB3 Decoder (which can be disabled)
- Recovered Data can be muted while the LOS Condition is declared
- Outputs either Single-Rail or Dual-Rail data to the Terminal Equipment
- Receiver can be powered down in order to conserve power in redundancy designs

FIGURE 4. PIN OUT OF THE XRT73LC04A IN THE 144 PIN TQFP PACKAGE



PART #	PACKAGE	OPERATING TEMPERATURE RANGE
XRT73LC04AIV	144 Pin LQFP 20 X 20 X 1.4 mm	-40°C to +85°C

TABLE OF CONTENTS

- GENERAL DESCRIPTION 1**
 - FEATURES 1
 - APPLICATIONS 1
 - Figure 1.XRT73LC04A Block Diagram 1*
 - TYPICAL APPLICATIONS 2
 - Figure 2.MultiChannel ATM Application 2*
 - Figure 3.MultiService - Frame Relay Application 2*
 - TRANSMIT INTERFACE CHARACTERISTICS: 2
 - RECEIVE INTERFACE CHARACTERISTICS: 2
 - Figure 4.Pin out of the XRT73LC04A in the 144 Pin TQFP package 3*
- ORDERING INFORMATION 3**
- TABLE OF CONTENTS I**
- PIN DESCRIPTIONS (BY FUNCTION) 4**
 - TRANSMIT INTERFACE 4
 - RECEIVE INTERFACE 6
 - CLOCK INTERFACE 7
 - OPERATING MODE SELECT 8
 - CONTROL AND ALARM INTERFACE 9
 - MICROPROCESSOR INTERFACE 11
 - POWER AND GROUND PINS 13
 - NO CONNECTION PINS 14
- ELECTRICAL CHARACTERISTICS 15**
 - ABSOLUTE MAXIMUM RATINGS 15
 - DC Electrical Characteristics 15**
 - AC Electrical Characteristics (See Figure 5) 16
 - Terminal Side Timing Parameters (See Figure 6 and Figure 7) -- {(n) = 0, 1, 2 or 3} 16
 - Figure 5. Transmit Pulse Amplitude Test Circuit for E3, DS3 and STS-1 Rates (typical channel) 17*
 - Figure 6. Timing Diagram of the Transmit Terminal Input Interface 17*
 - Figure 7. Timing Diagram of the Receive Terminal Output Interface 17*
 - Line Side Parameters E3 Application 18
 - Transmit Characteristics (see Figure 5) 18
 - Line Side Parameters Sonet STS-1 Application 19
 - Transmit Characteristics (See Figure 5) 19
 - Line Side Parameters DS3 Application 20
 - Transmit Characteristics (see Figure 5) 20
 - Figure 8.ITU-T G.703 Transmit Output Pulse Template for E3 Applications 21*
 - Figure 9.Bellcore GR-499-CORE Transmit Output Pulse Template for DS3 Applications 21*
 - Figure 10.Bellcore GR-253-CORE Transmit Output Pulse Template for SONET STS-1 Applications 22*
 - Figure 11.Microprocessor Serial Interface Data Structure 22*
 - Microprocessor Serial Interface Timing (See Figure 12) 23
 - Figure 12. Timing Diagram for the Microprocessor Serial Interface 23*
- SYSTEM DESCRIPTION 24**
 - THE TRANSMIT SECTION - CHANNELS 0, 1, 2, AND 3 24
 - THE RECEIVE SECTION - CHANNELS 0, 1, 2 AND 3 24
 - THE MICROPROCESSOR SERIAL INTERFACE 24
 - Table 1:Role of Microprocessor Serial Interface pins when the XRT73LC04A is operating in the Hardware Mode 24*
 - Figure 13.Functional Block Diagram of the XRT73LC04A 25*



1.0 SELECTING THE DATA RATE 25

 1.1 CONFIGURING CHANNEL(N) 25

Table 2:Hexadecimal Addresses and Bit Formats of XRT73LC04A Command Registers 26

Table 3:Selecting the Data Rate for Channel(n) via the E3_(n) and STS-1/DS3_(n) input pins (Hardware Mode) 27

 COMMAND REGISTER, CR4-(N) 27

Table 4:Selecting the Data Rate for Channel(n) via the STS-1/DS3_(n) and the E3_(n) bit-fields within the Appropriate Command Register (HOST Mode) 27

2.0 THE TRANSMIT SECTION 28

 2.1 THE TRANSMIT LOGIC BLOCK 28

 Accepting Dual-Rail Data from the Terminal Equipment 28

Figure 14. The typical interface for the Transmission of Data in a Dual-Rail Format from the Transmitting Terminal Equipment to the Transmit Section of a channel 28

Figure 15.The XRT73LC04A Samples the data on the TPData and TNData input pins 28

 Accepting Single-Rail Data from the Terminal Equipment 29

 COMMAND REGISTER CR3-(N) 29

Figure 16.The Behavior of the TPData and TxClk Input Signals, while the Transmit Logic Block is Accepting Single-Rail Data from the Terminal Equipment 29

 2.2 THE TRANSMIT CLOCK DUTY CYCLE ADJUST CIRCUITRY 29

 2.3 THE HDB3/B3ZS ENCODER BLOCK 29

 B3ZS Encoding 29

Figure 17.An Example of B3ZS Encoding 30

 HDB3 Encoding 30

Figure 18.An Example of HDB3 Encoding 30

 Disabling the HDB3/B3ZS Encoder 30

 COMMAND REGISTER CR3-(N) 31

 2.4 THE TRANSMIT PULSE SHAPING CIRCUITRY 31

Figure 19.The Bellcore GR-499-CORE Transmit Output Pulse Template for DS3 Applications 31

Figure 20.The Bellcore GR-253-CORE Transmit Output Pulse Template for SONET STS-1 Applications ... 32

 Enabling the Transmit Line Build-Out Circuit 32

 COMMAND REGISTER, CR1-(N) 32

 Disabling the Transmit Line Build-Out Circuit 32

 COMMAND REGISTER, CR1-(N) 33

 Design Guideline for Setting the Transmit Line Build-Out Circuit 33

 The Transmit Line Build-Out Circuit and E3 Applications 33

 2.5 INTERFACING THE TRANSMIT SECTIONS OF THE XRT73LC04A TO THE LINE 33

Figure 21.Recommended Schematic for Interfacing the Transmit Section of the XRT73LC04A to the Line . 33

 TRANSFORMER RECOMMENDATIONS 34

3.0 THE RECEIVE SECTION 35

 3.1 INTERFACING THE RECEIVE SECTIONS OF THE XRT73LC04A TO THE LINE 35

Figure 22.Recommended Schematic for Interfacing the Receive Section of the XRT73LC04A to the Line (Transformer-Coupling) 35

 3.2 THE RECEIVE EQUALIZER BLOCK 36

Figure 23.The Typical Application for the System Installer 36

 Guidelines for Setting the Receive Equalizer 36

COMMAND REGISTER CR-2(N)	37
3.3 CLOCK RECOVERY PLL	38
The Training Mode	38
The Data/Clock Recovery Mode	38
3.4 THE HDB3/B3ZS DECODER	38
B3ZS Decoding (DS3/STS-1 Applications)	38
<i>Figure 24. An Example of B3ZS Decoding</i>	38
HDB3 Decoding (E3 Applications)	38
<i>Figure 25. An Example of HDB3 Decoding</i>	39
Configuring the HDB3/B3ZS Decoder	39
COMMAND REGISTER CR3-(N)	39
3.5 LOS DECLARATION/CLEARANCE	39
The LOS Declaration/Clearance Criteria for E3 Applications	39
<i>Figure 26. The Signal Levels that the XRT73LC04A declares and clears LOS</i>	40
<i>Figure 27. The Behavior of the LOS Output Indicator in response to the Loss of Signal and the Restoration of Signal</i>	41
The LOS Declaration/Clearance Criteria for DS3 and STS-1 Applications	41
<i>Table 5: The ALOS (Analog LOS) Declare and Clear Thresholds for a given setting of LOSTHR and REQEN (DS3 and STS-1 Applications)</i>	41
COMMAND REGISTER CR0-(N)	42
COMMAND REGISTER CR2-(N)	42
COMMAND REGISTER CR0-(N)	42
COMMAND REGISTER CR2-(N)	42
Muting the Recovered Data while the LOS is being Declared	42
COMMAND REGISTER CR3-(N)	43
3.6 ROUTING THE RECOVERED TIMING AND DATA INFORMATION TO THE RECEIVING TERMINAL EQUIPMENT .	43
Routing Dual-Rail Format Data to the Receiving Terminal Equipment	43
<i>Figure 28. The typical interface for the Transmission of Data in a Dual-Rail Format, from the Receive Section of the XRT73LC04A to the Receiving Terminal Equipment</i>	43
<i>Figure 29. How the XRT73LC04A outputs data on the RPOS and RNEG output pins</i>	44
<i>Figure 30. The Behavior of the RPOS, RNEG, and RxClk signals when RxClk is inverted</i>	44
COMMAND REGISTER CR3-(N)	45
Routing Single-Rail Format (Binary Data Stream) data to the Receive Terminal Equipment	45
COMMAND REGISTER CR3-(N)	45
<i>Figure 31. The typical interface for the Transmission of Data in a Single-Rail Format from the Receive Section of the XRT73LC04A to the Receiving Terminal Equipment</i>	45
<i>Figure 32. The behavior of the RPOS and RxClk output signals while the XRT73LC04A is transmitting Single-Rail data to the Receiving Terminal Equipment</i>	46
3.7 SHUTTING OFF THE RECEIVE SECTION	46
COMMAND REGISTER CR3-(N)	46
4.0 DIAGNOSTIC FEATURES OF THE XRT73LC04A	47
4.1 THE ANALOG LOCAL LOOP-BACK MODE	47
<i>Figure 33. A channel operating in the Analog Local Loop-Back Mode</i>	47
COMMAND REGISTER CR4-(N)	48



4.2 THE DIGITAL LOCAL LOOP-BACK MODE.	48
<i>Figure 34. The Digital Local Loop-Back path within a given channel</i>	48
COMMAND REGISTER CR4-(N)	48
4.3 THE REMOTE LOOP-BACK MODE	49
<i>Figure 35. The Remote Loop-Back path, within a given channel</i>	49
COMMAND REGISTER CR4-(n)	49
4.4 TXOFF FEATURES	50
COMMAND REGISTER CR1-(N)	50
<i>Table 6: The Relationship Between the TxOFF Input Pin, the TxOFF Bit Field and the State of the Transmitter</i> <i>50</i>	
4.5 THE TRANSMIT DRIVE MONITOR FEATURES	50
<i>Figure 36. The XRT73LC04A employing the Transmit Drive Monitor Features</i>	51
4.6 THE TAOS (TRANSMIT ALL ONES) FEATURE	51
COMMAND REGISTER CR1-(N)	51
5.0 THE MICROPROCESSOR SERIAL INTERFACE	51
5.1 DESCRIPTION OF THE COMMAND REGISTERS	51
<i>Table 7: Hexadecimal Addresses and Bit Formats of XRT73LC04A Command Registers</i>	52
5.2 DESCRIPTION OF BIT-FIELDS FOR EACH COMMAND REGISTER	53
Command Register - CR0-(n)	53
COMMAND REGISTER CR0-(N)	53
COMMAND REGISTER CR1-(N)	54
Command Register CR2-(n)	54
COMMAND REGISTER CR2-(N)	54
COMMAND REGISTER CR3-(N)	55
COMMAND REGISTER CR4-(N)	56
<i>Table 8: Contents of LLB_(n) and RLB_(n) and the Corresponding Loop-Back Mode for Channel(n)</i>	56
5.3 OPERATING THE MICROPROCESSOR SERIAL INTERFACE.	56
<i>Figure 37. Microprocessor Serial Interface Data Structure</i>	57
<i>Figure 38. Timing Diagram for the Microprocessor Serial Interface</i>	58
ORDERING INFORMATION	59
PACKAGE DIMENSIONS	59
REVISION HISTORY	60

PIN DESCRIPTIONS (BY FUNCTION)

TRANSMIT INTERFACE

PIN #	NAME	TYPE	DESCRIPTION
34 25 3 12	TTIP_0 TTIP_1 TTIP_2 TTIP_3	O	Transmit TTIP Output - Channel (n): The XRT73LC04A uses this pin along with TRing_(n) to transmit a bipolar line signal via a 1:1 transformer.
32 23 5 14	TRing_0 TRing_1 TRing_2 TRing_3	O	Transmit Ring Output - Channel (n): The XRT73LC04A uses this pin along with TTIP_(n) to transmit a bipolar line signal via a 1:1 transformer.
42 30 139 7	TxCik_0 TxCik_1 TxCik_2 TxCik_3	I	Transmit Clock Input for TPData and TNData - Channel (n): This input pin must be driven at 34.368 MHz (for E3 applications), 44.736 MHz (for DS3 applications), or 51.84 MHz (for SONET STS-1 applications). The XRT73LC04A uses this signal to sample the TPData_(n) and TNData_(n) input pins. By default, the XRT73LC04A is configured to sample these two pins on the falling edge of this signal. NOTE: If the XRT73LC04A is operating in the HOST Mode, then the device can be configured to sample the TPData_(n) and TNData_(n) input pins on either the rising or falling edge of TxCik_(n).
41 29 140 8	TPData_0 TPData_1 TPData_2 TPData_3	I	Transmit Positive Data Input - Channel (n): The XRT73LC04A samples this pin on the falling edge of TxCik_(n). If the device samples a "1", then it generates and transmits a positive polarity pulse to the line. The data should be applied to this input pin if the Transmit Section is configured to accept Single-Rail data from the Terminal Equipment. NOTE: If the XRT73LC04A is operating in the HOST Mode, then the XRT73LC04A can be configured to sample the TPData_(n) pin on either the rising or falling edge of TxCik_(n).
40 28 141 9	TNData_0 TNData_1 TNData_2 TNData_3	I	Transmit Negative Data Input - Channel (n): The XRT73LC04A samples this pin on the falling edge of TxCik_(n). If the device samples a "1", then it generates and transmits a negative polarity pulse to the line. In Single-Rail Mode, this pin must be tied to GND to enable the HDB3/B3ZS Encoder and Decoder, (internally pulled-down). In Dual-Rail Mode this input is the N-Rail Data input. NOTE: If the XRT73LC04A is operating in the HOST Mode, then the XRT73LC04A can be configured to sample the TNData_(n) pin on either the rising or falling edge of TxCik_(n).



TRANSMIT INTERFACE

PIN #	NAME	TYPE	DESCRIPTION
44 43 137 138	TxLEV_0 TxLEV_1 TxLEV_2 TxLEV_3	I	<p>Transmit Line Build-Out Enable/Disable Select - Channel (n): This input pin permits the Transmit Line Build-Out circuit, within Channel (n), to be enabled or disabled. In E3 mode, this pin has no effect on the transmit pulse shape. Setting this pin to "High" disables the Line Build-Out circuit. In this mode, Channel (n) outputs partially-shaped pulses onto the line via the TTIP_(n) and TRing_(n) output pins. Setting this pin to "Low" enables the Line Build-Out circuit within Channel (n). In this mode, Channel (n) outputs shaped pulses onto the line via the TTIP_(n) and TRing_(n) output pins. To comply with the Isolated DSX-3/STSX-1 Pulse Template Requirements per Bellcore GR-499-CORE or Bellcore GR-253-CORE: 1. Set this input pin to "1" if the cable length between the Cross-Connect and the transmit output of Channel (n) is greater than 225 feet. 2. Set this input pin to "0" if the cable length between the Cross-Connect and the transmit output of Channel (n) is less than 225 feet. This pin is active only if the following two conditions are true: a. The XRT73LC04A is configured to operate in either the DS3 or SONET STS-1 Modes. b. The XRT73LC04A is configured to operate in the Hardware Mode. NOTE: This pin should be tied to GND if the XRT73LC04A is going to be operating in the HOST Mode, (internally pulled-down).</p>
131	TxOFF	I	<p>Transmitter OFF Input: Setting this input pin "High" turns off all of the Transmitter Sections. In this mode the TTIP and TRing outputs are tri-stated. NOTES: 1. This input pin controls the TTIP and TRing outputs even when the XRT73LC04A is operating in the HOST Mode. 2. For HOST Mode Operation, this pin is tied to GND if the Transmitter is intended to be turned off via the Microprocessor Serial Interface.</p>

RECEIVE INTERFACE

PIN #	NAME	TYPE	DESCRIPTION
59 53 121 127	RxCIk_0 RxCIk_1 RxCIk_2 RxCIk_3	O	<p>Receive Clock Output - Channel (n): This output pin is the Recovered Clock signal from the incoming line signal for Channel (n). The Receive Section of Channel (n) outputs data via the RPOS_(n) and RNEG_(n) output pins on the rising edge of this clock signal.</p> <p>Configure the Receive Section of Channel (n) to update the data on the RPOS_(n) and RNEG_(n) output pins on the falling edge of RxCIk_(n) by doing one of the following:</p> <p>a. Operating in the Hardware Mode Pull the RxCIkINV pin to "High".</p> <p>b. Operating in the HOST Mode Write a "1" into the RxCIkINV bit-field within the Command Register.</p>
60 54 120 126	RNEG_0/LCV_0 RNEG_1/LCV_1 RNEG_2/LCV_2 RNEG_3/LCV_3	O	<p>Receive Negative Data Output - Channel (n): The function of this pin is dependent on whether the 73L04A is in the Hardware or HOST Mode (HOST/HW) and the condition of $\overline{CS}/(SR/\overline{DR})$.</p> <p>a. Operating in the Hardware Mode Receive Negative Data: Setting the $\overline{CS}/(SR/\overline{DR})$ pin "Low", (Dual-Rail operation) this output pin pulses "High" whenever Channel (n) has received a Negative Polarity pulse in the incoming line signal at the RTIP_(n) and RRing_(n) inputs. Line Code Violation: When $\overline{CS}/(SR/\overline{DR})$ is set "High", (Single-Rail operation), the B3ZS/HDB3 Encoder/Decoder is activated and the Line Code Violation signal is output on this pin.</p> <p>b. Operating in the HOST Mode Receive Negative Data: Writing a "0" to the (SR/\overline{DR})_(n) bit in the command register configures channel(n) in the Dual-Rail Mode and activates RNEG_(n). Writing a "1" to (SR/\overline{DR})_(n) bit of the Command Register configures the Single-Rail Mode and activates LCV_(n). <i>If the B3ZS/HDB3 Decoder is enabled then the zero suppression patterns in the incoming line signal (such as: "00V", "000V", "B0V", "B00V") is not reflected at this output.</i></p>
61 55 119 125	RPOS_0 RPOS_1 RPOS_2 RPOS_3	O	<p>Receive Positive Data Output - Channel (n): The function of this pin is dependent on the setting of the $\overline{CS}/(SR/\overline{DR})$ pin.</p> <p>Receive Positive Data If $\overline{CS}/(SR/\overline{DR})$ is set "Low" (Dual-Rail Mode), this output pin pulses "High" whenever Channel (n) has received a Positive Polarity pulse in the incoming line signal at the RTIP_(n)/RRing_(n) inputs.</p> <p>Data Output If $\overline{CS}/(SR/\overline{DR})$ is set "High" (Single-Rail Mode), data is output on this pin. <i>If the B3ZS/HDB3 Decoder is enabled then the zero suppression patterns in the incoming line signal (such as: "00V", "000V", "B0V", "B00V") is not reflected at this output.</i></p>
79 87 102 94	RRing_0 RRing_1 RRing_2 RRing_3	I	<p>Receive Ring Input - Channel (n): This input pin along with RTIP_(n) is used to receive the bipolar line signal from the Remote DS3/E3/STS-1 Terminal.</p>



RECEIVE INTERFACE

PIN #	NAME	TYPE	DESCRIPTION
80 88 101 93	RTIP_0 RTIP_1 RTIP_2 RTIP_3	I	Receive TIP Input - Channel (n): This input pin along with RRing_(n) is used to receive the bipolar line signal from the Remote DS3/E3/STS-1 Terminal.
82 90 99 91	REQEN_0 REQEN_1 REQEN_2 REQEN_3	I	Receive Equalization Enable Input - Channel (n): Setting this input pin "High" enables the Internal Receive Equalizer within Channel (n). Setting this pin "Low" disables the Internal Receive Equalizer. The guidelines for enabling and disabling the Receive Equalizer are described in Section 3.2. NOTE: This pin is ignored and should be tied to GND if the XRT73LC04A is going to be operating in the HOST Mode, (internally pulled-down).
110	RxCiKINV	I	Invert RxClk_(n) Output - Select: The function of this pin depends upon the mode of operation. Hardware Mode - Invert RxClk Output Select: Setting this input pin "High" configures the Receive Section of all Channels to invert their RxClk_(n) clock output signals. Setting this pin "Low" configures Channel(n) to output the recovered data via the RPOS_(n) and RNEG_(n) output pins on the rising edge of RxClk_(n). Setting this input pin "High" configures Channel (n) to output the recovered data via the RPOS_(n) and RNEG_(n) output pins on the falling edge of RxClk_(n). NOTE: This pin is internally pulled "High".

CLOCK INTERFACE

PIN #	NAME	TYPE	DESCRIPTION
66 57 115 123	EXClk_0 EXClk_1 EXClk_2 EXClk_3	I	External Reference Clock Input - Channel (n): Apply a 34.368 MHz clock signal for E3 applications, a 44.736 MHz clock signal for DS3 applications or a 51.84 MHz clock signal for SONET STS-1 applications. The Channel (n) Clock Recovery PLL uses this signal as a Reference Signal for Declaring and Clearing the Receive Loss of Lock Alarm. The Clock recovery PLL also generates the exact clock for the LIU. It is permissible to use the same clock that drives the TxClk_(n) input pin. It is permissible to operate the four Channels at different data rates.

OPERATING MODE SELECT

PIN #	NAME	TYPE	DESCRIPTION
69	SR/DR/ \overline{CS}	I	<p>Microprocessor Serial Interface - Chip Select Input/Encoder-Decoder Disable Input:</p> <p>The function of this pin depends upon whether the XRT73LC04A is operating in the HOST Mode or in the Hardware Mode.</p> <p>NOTE: This pin is internally pulled "High".</p> <p>Hardware Mode - Receive Output Single-Rail/Dual-Rail Select:</p> <p>In Hardware Mode, setting this pin "High" configures each of the four channels to operate in the Single-Rail Mode. When each of the four channels are configured to operate in the Single-Rail Mode, then the Receive Section of each channel will output data via the RPOS_(n) output pin.</p> <p>NOTE: Tie the TNData_(n) input to GND to enable HDB3/B3ZS Encoding and Decoding.</p> <p>Setting this pin "Low" configures each of the four channels to operate in the Dual-Rail Mode. When each of the four channels are configured to operate in the Dual-Rail Mode, then the Receive Section of each channel will output data via both the RPOS_(n) and RNEG_(n) output pins.</p> <p>NOTE: This input pin functions as the \overline{CS} input pin, if the XRT73LC04A device has been configured to operate in the HOST Mode.</p>
72	E3_0/SDO	I/O	<p>E3_Mode Select - Channel 0: This pin has a dual function. In HOST mode, this pin functions as SDO.</p> <p>E3_Mode Select - Channel 1 This pin has a dual function. In HOST mode, this pin functions as SDI.</p> <p>E3_Mode Select - Channel 2</p> <p>E3_Mode Select - Channel 3</p> <p>Hardware Mode Operation - E3 Mode Select - Channel (n): This input pin is used to configure Channel (n) of the XRT73LC04A to operate in the E3 or STS-1/DS3 Modes. Setting this input pin to "High" configures Channel (n) to operate in the E3 Mode. Setting it "Low" configures Channel (n) to operate in either the DS3 or STS-1 Modes, depending upon the state of the STS-1/$\overline{DS3}$_(n) input pin.</p> <p>NOTE: This pin is internally pulled "Low" when XRT73LC04A is in the Hardware Mode.</p>
71	E3_1/SDI	I	
108	E3_2	I	
107	E3_3	I	
73 83 106 98	STS1/ $\overline{DS3}$ _0 STS1/ $\overline{DS3}$ _1 STS1/ $\overline{DS3}$ _2 STS1/ $\overline{DS3}$ _3	I	<p>STS-1/DS3 Select Input - Channel (n): "High" for STS-1 and "Low" for DS3 Operation. The XRT73LC04A ignores this pin if the E3_(n) pin is set to "1". This input pin is ignored if the XRT73LC04A is operating in the HOST Mode.</p> <p>NOTE: This pin should be tied to GND if the XRT73LC04A is going to be operating in the HOST Mode, (internally pulled-down).</p>

OPERATING MODE SELECT

PIN #	NAME	TYPE	DESCRIPTION
52	HOST/(HW)	I	<p>HOST-Hardware Mode Select: This input pin is used to enable or disable the Microprocessor Serial Interface (e.g., consisting of the SDI, SDO, SClk, and \overline{CS} pins). Setting this input pin "High" enables the Microprocessor Serial Interface (e.g. configures the XRT73LC04A to operate in the HOST Mode). In this mode, configure the XRT73LC04A via the Microprocessor Serial Interface. When the XRT73LC04A is operating in the HOST Mode, then it ignores the states of many of the discrete input pins. Setting this input pin "Low" disables the Microprocessor Serial Interface (e.g., configures the XRT73LC04A to operate in the Hardware Mode). In this mode, many of the external input control pins are functional. (Internally Pulled-up)</p>

CONTROL AND ALARM INTERFACE

PIN #	NAME	TYPE	DESCRIPTION
36 20 1 17	MRing_0 MRing_1 MRing_2 MRing_3	I	<p>Monitor Ring Input - Channel (n): The bipolar line output signal from TRing_(n) can be connected to this pin via a 270-ohm resistor in order to check for line driver failure. This pin is internally pulled "High".</p>
35 21 2 16	MTIP_0 MTIP_1 MTIP_2 MTIP_3	I	<p>Monitor Tip Input - Channel (n): The bipolar line output signal from TTIP_(n) can be connected to this pin via a 270-ohm resistor in order to check for line driver failure. This pin is internally pulled "High".</p>
48 26 133 11	DMO_0 DMO_1 DMO_2 DMO_3	O	<p>Drive Monitor Output - Channel (n): If no transmitted AMI signal is present on MTIP_(n) and MRing_(n) input pins for 128 ± 32 TxClk periods, then DMO_(n) toggles and remains "High" until the next AMI signal is detected.</p>
46 45 135 136	TAOS_0 TAOS_1 TAOS_2 TAOS_3	I	<p>Transmit All Ones Select - Channel (n): A "High" on this pin causes the Transmit Section, within Channel (n), to generate and transmit a continuous AMI all "1's" pattern onto the line. The frequency of this "1's" pattern is determined by TxClk_(n). This input pin is ignored if the XRT73LC04A is operating in the HOST Mode. <i>NOTE: This pin should be tied to GND if the XRT73LC04A is going to be operating in the HOST Mode, (internally pulled-down).</i></p>
64 67 117 114	RLOS_0 RLOS_1 RLOS_2 RLOS_3	O	<p>Receive Loss of Signal Output Indicator - Channel (n): This output pin toggles "High" if Channel (n) has detected a Loss of Signal Condition in the incoming line signal. The criteria that the XRT73LC04A uses to declare an LOS Condition depends upon whether the device is operating in the E3 or STS-1/DS3 Mode.</p>
65 68 116 113	RLOL_0 RLOL_1 RLOL_2 RLOL_3	O	<p>Receive Loss of Lock Output Indicator - Channel (n): This output pin toggles "High" if Channel (n) has detected a Loss of Lock Condition. Channel (n) declares an LOL (Loss of Lock) condition if the recovered clock frequency deviates from the Reference Clock frequency (available at the EXClk_(n) input pin) by more than 0.5%.</p>

CONTROL AND ALARM INTERFACE

PIN #	NAME	TYPE	DESCRIPTION
60 54 120 126	RNEG_0/(LCV_0) RNEG_1/(LCV_1) RNEG_2/(LCV_2) RNEG_3/(LCV_3)	O	<p>Line Code Violation - Channel (n): The function of this pin is dependent on whether the XRT73LC04A is in the Hardware or HOST Mode (HOST/HW) and if $\overline{CS}/(SR/\overline{DR})$ is set "High".</p> <p>Hardware Mode Line Code Violation: When $\overline{CS}/(SR/\overline{DR})$ is set "High", (Single-Rail operation), the B3ZS/HDB3 Encoder/Decoder is activated and the Line Code Violation signal is output on this pin.</p> <p>HOST Mode Receive Negative Data: Writing a "1" to $(SR/\overline{DR})_{(n)}$ bit of the Command Register configures the Single-Rail Mode and activates LCV_(n). <i>If the B3ZS/HDB3 Decoder is enabled then the zero suppression patterns in the incoming line signal (such as: "00V", "000V", "B0V", "B00V") is not reflected at this output.</i></p>
74	\overline{ICT}	I	<p>In-Circuit Test Input: Setting this pin "Low" causes all digital and analog outputs to go into a high-impedance state to allow for in-circuit testing. This pin should be set to "High" for normal operation. This pin is internally pulled "High".</p>
75	LOSTHR	I	<p>Loss of Signal Threshold Control: Forcing the LOSTHR pin to GND or VDD provides two settings. This pin must be set to a "High" or "Low" level upon power up and should not be changed during operation. This pin is only applicable during DS3 or STS-1 operations.</p>
76 84 105 97	LLB_0 LLB_1 LLB_2 LLB_3	I	<p>Local Loop-back - Channel (n): This input pin along with RLB_(n) dictates which Loop-Back mode Channel (n) is operating in. A "High" on this pin with RLB_(n) set to "Low" configures Channel (n) to operate in the Analog Local Loop-Back Mode. A "High" on this pin with RLB_(n) also being set to "High" configures Channel (n) to operate in the Digital Local Loop-Back Mode. NOTE: <i>This pin is ignored and should be tied to GND if the XRT73LC04A is going to be operating in the HOST Mode.</i></p>
77 85 104 96	RLB_0 RLB_1 RLB_2 RLB_3	I	<p>Remote Loop-Back - Channel (n): This input pin in conjunction with LLB_(n) dictates which Loop-Back mode Channel (n) is operating in. A "High" on this pin with LLB_(n) being set to "Low" configures Channel (n) to operate in the Remote Loop-Back Mode. A "High" on this pin with LLB_(n) also being set to "High" configures Channel (n) to operate in the Digital Local Loop-Back Mode. NOTE: <i>This pin is ignored and should be tied to GND if the XRT73LC04A is going to be operating in the HOST Mode.</i></p>

CONTROL AND ALARM INTERFACE

PIN #	NAME	TYPE	DESCRIPTION
111	LOSMUTEN	I	<p>MUTE-upon-LOS Enable Input (Hardware Mode): This input pin is use to configure the XRT73LC04A, while it is operating in the Hardware Mode, to MUTE the recovered data via the RPOS_(n), RNEG_(n) output pins whenever one of the Channels declares an LOS conditions. Setting this input pin "High" configures all Channels to automatically pull the RPOS_(n) and RNEG_(n) output pins "Low" whenever it is declaring an LOS condition, thereby MUTing the data being output to the Terminal Equipment. Setting this input pin "Low" configures all Channels to NOT automatically MUTE the recovered data whenever an LOS condition is declared.</p> <p>NOTES:</p> <ol style="list-style-type: none"> 1. This pin is ignored and should be tied to GND if the XRT73LC04A is going to be operating in the HOST Mode. 2. This pin is internally pulled "Low".

MICROPROCESSOR INTERFACE

PIN #	NAME	TYPE	DESCRIPTION
69	$\overline{\text{CS}}$ / SR/DR	I	<p>Microprocessor Serial Interface - Chip Select Input/Encoder-Decoder Disable Input: The function of this pin depends upon whether the XRT73LC04A is operating in the HOST Mode or in the Hardware Mode. HOST Mode Operation - Chip Select Input: The Local Microprocessor must assert this pin to "0" in order to enable communication with the XRT73LC04A via the Microprocessor Serial Interface. NOTE: This pin is internally pulled "High".</p>
70	SClk/(RxOFF)	I	<p>Microprocessor Serial Interface Clock Signal/Receiver Shut OFF Input: The function of this pin depends upon: HOST Mode - Microprocessor Serial Interface Clock Signal: This signal is used to sample the data on the SDI pin on the rising edge of this signal. During Read operations the Microprocessor Serial Interface updates the SDO output on the falling edge of this signal. Hardware Mode - Receiver Shut OFF input: Setting this input pin "High" shuts off all of the Receiver Sections. Setting this input pin "Low" enables all of the Receive Sections for full operation.</p>
71	SDI/E3_1	I	<p>Serial Data Input for the Microprocessor Serial Interface This pin has a dual function. HOST Mode: To read or write data into the Command Registers over the Microprocessor Serial Interface, apply the Read/Write bit, the Address Values of the Command Registers and Data Value to be written during Write Operations to this pin. This input is sampled on the rising edge of the SClk pin.</p>

MICROPROCESSOR INTERFACE

PIN #	NAME	TYPE	DESCRIPTION
72	SDO/E3_0	O	<p>Serial Data Output from the Microprocessor Serial Interface The function of this pin depends upon the mode of operation.</p> <p>HOST Mode Operation: This pin serially outputs the contents of the specified Command Register during Read Operations. The data on this pin is updated on the falling edge of the SClk input signal. This pin is tri-stated upon completion of data transfer.</p>
110	REGR/ RxClkINV	I	<p>Register Reset Input (Invert RxClk_(n) Output - Select): The function of this pin depends upon the mode of operation. In Hardware mode, this pin functions as RxClkINV.</p> <p>HOST Mode - Register Reset Input: Setting this input pin "Low" causes the XRT73LC04A to reset the contents of the Command Registers to their default settings and to its default operating configuration.</p> <p>NOTE: This pin is internally pulled "High".</p>

POWER AND GROUND PINS

PIN #	NAME	TYPE	DESCRIPTION
4	TxAVDD_2	****	Transmitter Analog Supply, 3.3V \pm 5% - Channel(n)
6	TxAGND_2	****	Transmitter Analog Ground - Channel(n)
10	TxAVDD_3	****	Transmitter Analog Supply, 3.3V \pm 5% - Channel(n)
13	TxAVDD_3	****	Transmitter Analog Supply, 3.3V \pm 5% - Channel(n)
15	TxAGND_3	****	Transmitter Analog Ground - Channel(n)
18	TxAGND_3	****	Transmitter Analog Ground - Channel(n)
19	TxAGND_1	****	Transmitter Analog Ground - Channel(n)
22	TxAGND_1	****	Transmitter Analog Ground - Channel(n)
24	TxAVDD_1	****	Transmitter Analog Supply, 3.3V \pm 5% - Channel(n)
27	TxAVDD_1	****	Transmitter Analog Supply, 3.3V \pm 5% - Channel(n)
31	TxAGND_0	****	Transmitter Analog Ground - Channel(n)
33	TxAVDD_0	****	Transmitter Analog Supply, 3.3V \pm 5% - Channel(n)
47	TxAVDD_0	****	Transmitter Analog Supply, 3.3V \pm 5% - Channel(n)
49	TxAGND_0	****	Transmitter Analog Ground - Channel (n)
50	AGND_0	****	Analog Ground Pin - Channel (n)
51	RxDVDD_1	****	Receiver Digital Supply 3.3V \pm 5% Channel (n)
56	RxDGND_1	****	Receiver Digital Ground - Channel(n)
58	RxDVDD_0	****	Receiver Digital Supply 3.3V \pm 5% Channel (n)
62	RxDGND_0	****	Receiver Digital Ground - Channel(n)
63	AGND_1	****	Analog Ground Pin - Channel(n)
78	RxAVDD_0	****	Receiver Analog Supply 3.3V \pm 5% - Channel (n)
81	RxAGND_0	****	Receiver Analog Ground - Channel (n)
86	RxAVDD_1	****	Receiver Analog Supply 3.3V \pm 5% - Channel (n)
89	RxAGND_1	****	Receiver Analog Ground - Channel (n)
92	RxAGND_3	****	Receiver Analog Ground - Channel (n)
95	RxAVDD_3	****	Receiver Analog Supply 3.3V \pm 5% - Channel (n)
100	RxAGND_2	****	Receiver Analog Ground - Channel (n)
103	RxAVDD_2	****	Receiver Analog Supply 3.3V \pm 5% - Channel (n)
109	AGND_2	****	Analog Ground Pin - Channel (n)
112	AGND_3	****	Analog Ground Pin - Channel (n)
118	RxDGND_2	****	Receiver Digital Ground - Channel(n)
122	RxDVDD_2	****	Receiver Digital Supply 3.3V \pm 5% - Channel (n)

POWER AND GROUND PINS

PIN #	NAME	TYPE	DESCRIPTION
124	RxDGND_3	****	Receiver Digital Ground - Channel(n)
128	RxDVDD_3	****	Receiver Digital Supply 3.3V \pm 5% - Channel (n)
129	EXDGND_A	****	External Clock Digital Ground
130	EXDVDD_A	****	External Clock Digital Supply
132	TxAGND_2	****	Transmitter Analog Ground - Channel (n)
134	TxAVDD_2	****	Transmitter Analog Supply 3.3V \pm 5% - Channel(n)

NO CONNECTION PINS

PIN #	NAME	TYPE	DESCRIPTION
37	NC		No connection
38	NC		No connection
39	NC		No connection
142	NC		No connection
143	NC		No connection
144	NC		No connection

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Storage Temperature	- 65°C to + 150°C
Operating Temperature	- 40°C to + 85°C
Supply Voltage Range	-0.5V to +3.465V
Theta-JA	24°C/W
Theta-JC	5.5°C/W

NOTE: The XRT73LC04A is assembled in a thermally enhanced package with an integral Copper Heat Slug. The Heat Slug is solder plated and is exposed on the bottom of the package and is electrically connected to the internal

Ground connections of the device. This Heat Slug can be soldered to the mounting board if desired, but must be electrically isolated from any V_{DD} connections.

ELECTRICAL CHARACTERISTICS (TA = 25°C, VDD = 3.3V ± 5%, UNLESS OTHERWISE SPECIFIED)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
DC Electrical Characteristics					
DV _{DD}	Digital DC Supply Voltage	3.135	3.3	3.465	V
AV _{DD}	Analog DC Supply Voltage	3.135	3.3	3.465	V
I _{CC}	Supply Current (Measured while Transmitting and Receiving all "1's")			500	mA
V _{IL}	Input Low Voltage *			0.8	V
V _{IH}	Input High Voltage *	2.0		5.0	V
V _{OL}	Output Low Voltage, IO _{UT} = -4.0mA *			0.4	V
V _{OH}	Output High Voltage, IO _{UT} = 4.0mA *	2.8			V
I _L	Input Leakage Current *			±10	μA

NOTE: * Not applicable to pins with pull-up or pull-down resistors.

ELECTRICAL CHARACTERISTICS (CONTINUED) (TA = 25°C, VDD = 3.3V ± 5%, UNLESS OTHERWISE SPECIFIED)

AC ELECTRICAL CHARACTERISTICS (SEE FIGURE 5)					
TERMINAL SIDE TIMING PARAMETERS (SEE FIGURE 6 AND FIGURE 7) -- {(n) = 0, 1, 2 OR 3 }					
SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNITS
	TxCk_(n) Clock Duty Cycle (STS-1/DS3)	30	50	70	%
	TxCk_(n) Clock Duty Cycle (E3)	30	50	70	%
	TxCk_(n) Frequency (SONET STS-1)		51.84		MHz
	TxCk_(n) Frequency (DS3)		44.736		MHz
	TxCk_(n) Frequency (E3)		34.368		MHz
t _{RTX}	TxCk_(n) Clock Rise Time (10% to 90%)		3	5	ns
t _{FTX}	TxCk_(n) Clock Fall Time (90% to 10%)		3	5	ns
t _{TSU}	TPData_(n)/TNData_(n) to TxCk_(n) Falling Set up time	3	1.5		ns
t _{THO}	TPData_(n)/TNData_(n) to TxCk_(n) Falling Hold time	3	1.5		ns
t _{LCVO}	RxCk_(n) to rising edge of LCV_(n) output delay		2.5		ns
t _{TDY}	TTIP_(n)/TRing_(n) to TxCk_(n) Rising Propagation Delay time		8		ns
	RxCk_(n) Clock Duty Cycle		50		%
	RxCk_(n) Frequency (SONET STS-1)		51.84		MHz
	RxCk_(n) Frequency (DS3)		44.736		MHz
	RxCk_(n) Frequency (E3)		34.368		MHz
t _{CO}	RxCk_(n) to RPOS_(n)/RNEG_(n) Delay Time	0	2.5		ns
t _{RRX}	RxCk_(n) Clock Rise Time (10% to 90%)		1.5		ns
t _{FRX}	RxCk_(n) Clock Fall Time (10% to 90%)		1.5		ns
C _I	Input Capacitance			10	pF
C _L	Load Capacitance			10	pF

NOTES:

- All XRT73LC04A digital inputs are designed to be TTL 5V compliant.
- All XRT73LC04A digital outputs are also TTL 5V compliant. However, these outputs will not drive to 5V nor will they accept external 5V pull-ups.

FIGURE 5. TRANSMIT PULSE AMPLITUDE TEST CIRCUIT FOR E3, DS3 AND STS-1 RATES (TYPICAL CHANNEL)




FIGURE 6. TIMING DIAGRAM OF THE TRANSMIT TERMINAL INPUT INTERFACE





FIGURE 7. TIMING DIAGRAM OF THE RECEIVE TERMINAL OUTPUT INTERFACE



ELECTRICAL CHARACTERISTICS (CONTINUED), (TA = 25°C, VDD = 3.3V ± 5%, UNLESS OTHERWISE SPECIFIED)

LINE SIDE PARAMETERS E3 APPLICATION					
TRANSMIT CHARACTERISTICS (SEE FIGURE 5)					
SYMBOL	PARAMETER	MIN.	TYP.	MAX	UNITS
	Transmit Output Pulse Amplitude (Measured at Secondary Output of Transformer)	0.90	1.00	1.10	Vpk
	Transmit Output Pulse Amplitude Ratio	0.95	1.00	1.05	
	Transmit Output Pulse Width	12.5	14.55	16.5	ns
	Transmit Output Pulse Width Ratio	0.95	1.00	1.05	
	Transmit Output Jitter with jitter-free input @ TxClk_(n)		0.02	0.05	UIpp
Receive Line Characteristics					
	Receive Sensitivity (Length of cable)	1200	1400		feet
	Interference Margin	-20	-15		dB
	Signal Level to Declare Loss of Signal			-35	dB
	Signal Level to Clear Loss of Signal	-15			dB
	Occurrence of LOS to LOS Declaration Time	10		255	UI
	Termination of LOS to LOS Clearance Time	10		255	UI
	Intrinsic Jitter (all "1's" pattern)		0.02		UI
	Jitter Tolerance @ Jitter Frequency = 100Hz	64			UI
	Jitter Tolerance @ Jitter Frequency = 1kHz	30			UI
	Jitter Tolerance @ Jitter Frequency = 10kHz	4			UI
	Jitter Tolerance @ Jitter Frequency = 800kHz	0.15	0.20		UI



ELECTRICAL CHARACTERISTICS (CONTINUED), (Ta = 25°C, VDD = 3.3V ± 5%, UNLESS OTHERWISE SPECIFIED)

LINE SIDE PARAMETERS SONET STS-1 APPLICATION					
TRANSMIT CHARACTERISTICS (SEE FIGURE 5)					
SYMBOL	PARAMETER	MIN.	TYP.	MAX	UNITS
	Transmit Output Pulse Amplitude (Measured with TxLEV=0)	0.65	0.75	0.90	Vpk
	Transmit Output Pulse Amplitude (Measured with TxLEV=1)	0.90	1.00	1.10	Vpk
	Transmit Output Pulse Width	8.6	9.65	10.6	ns
	Transmit Output Pulse Amplitude Ratio	0.90	1.00	1.10	
	Transmit Output Jitter with jitter-free input @ TxClk_(n)		0.02	0.05	UI
Receive Line Characteristics					
	Receive Sensitivity (Length of cable)	900	1100		feet
	Signal Level to Declare or Clear Loss of Signal (See Table 5)				mV
	Intrinsic Jitter (all "1's" pattern)		0.02		UI
	Jitter Tolerance @ Jitter Frequency = 100Hz	64			UI
	Jitter Tolerance @ Jitter Frequency = 1kHz	64			UI
	Jitter Tolerance @ Jitter Frequency = 10kHz	5			UI
	Jitter Tolerance @ Jitter Frequency = 400kHz	0.15	0.35		UI

ELECTRICAL CHARACTERISTICS (CONTINUED), (TA = 25°C, VDD = 3.3V ± 5%, UNLESS OTHERWISE SPECIFIED)

LINE SIDE PARAMETERS DS3 APPLICATION					
TRANSMIT CHARACTERISTICS (SEE FIGURE 5)					
SYMBOL	PARAMETER	MIN.	TYP.	MAX	UNITS
	Transmit Output Pulse Amplitude (Measured at 0 feet, TxLEV=0)	0.65	0.75	0.85	Vpk
	Transmit Output Pulse Amplitude (Measured at 0 feet, TxLEV=1)	0.90	1.00	1.10	Vpk
	Transmit Output Pulse Width	10.10	11.18	12.28	ns
	Transmit Output Pulse Amplitude Ratio	0.90	1.00	1.10	
	Transmit Output Jitter with jitter-free input @ TxClk_(n)		0.02	0.05	UI
Receive Line Characteristics					
	Receive Sensitivity (Length of cable)	900	1100		feet
	Signal Level to Declare or Clear Loss of Signal (See Table 5)				mV
	Intrinsic Jitter (all "1's" pattern)		0.02		UI
	Jitter Tolerance @ Jitter Frequency = 100Hz	64			UI
	Jitter Tolerance @ Jitter Frequency = 1kHz	64			UI
	Jitter Tolerance @ Jitter Frequency = 10kHz	5			UI
	Jitter Tolerance @ Jitter Frequency = 300kHz (Cat II)	0.35	0.45		UI

Figure 8, Figure 9 and Figure 10 present the Pulse Template requirements for the E3, DS3 and STS-1 Rates.

FIGURE 8. ITU-T G.703 TRANSMIT OUTPUT PULSE TEMPLATE FOR E3 APPLICATIONS




FIGURE 9. BELLCORE GR-499-CORE TRANSMIT OUTPUT PULSE TEMPLATE FOR DS3 APPLICATIONS

