

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









XRT75R03D

EXAR DATA SHEET FORMAT TEMPLATES

MARCH 2006 REV. 1.0.4

GENERAL DESCRIPTION

The XRT75R03D is a three-channel fully integrated Line Interface Unit (LIU) featuring EXAR's R³ Technology (Reconfigurable, Relayless Redundancy) with Jitter Attenuator for E3/DS3/STS-1 applications. It incorporates 3 independent Receivers, Transmitters and Jitter Attenuators in a single 128 pin LQFP package.

Each channel of the XRT75R03D can be independently configured to operate in the data rate, E3 (34.368 MHz), DS3 (44.736 MHz) or STS-1 (51.84 MHz). Each transmitter can be turned off and tristated for redundancy support or for conserving power.

The XRT75R03D's differential receiver provides high noise interference margin and is able to receive the data over 1000 feet of cable or with up to 12 dB of cable attenuation.

The XRT75R03D incorporates an advanced crystalless jitter attenuator per channel that can be selected either in the transmit or receive path. The jitter attenuator performance meets the ETSI TBR-24 and Bellcore GR-499 specifications.

The XRT75R03D provides both Serial Microprocessor Interface as well as Hardware mode for programming and control.

The XRT75R03D supports local, remote and digital loop-backs. The device also has a built-in Pseudo Random Binary Sequence (PRBS) generator and detector with the ability to insert and detect single bit error for diagnostic purposes.

FEATURES

RECEIVER:

- R³ Technology (Reconfigurable, Relayless Redundancy)
- On chip Clock and Data Recovery circuit for high input jitter tolerance
- Meets E3/DS3/STS-1 Jitter Tolerance Requirement
- Detects and Clears LOS as per G.775
- Receiver Monitor mode handles up to 20 dB flat loss with 6 dB cable attenuation
- On chip B3ZS/HDB3 encoder and decoder that can be either enabled or disabled
- On-chip clock synthesizer provides the appropriate rate clock from a single 12.288 MHz Clock
- Provides low jitter output clock

TRANSMITTER:

- R³ Technology (Reconfigurable, Relayless Redundancy)
- Compliant with Bellcore GR-499, GR-253 and ANSI T1.102 Specification for transmit pulse
- Tri-state Transmit output capability for redundancy applications
- Each Transmitter can be independently turned on or off
- Transmitters provide Voltage Output Drive

JITTER ATTENUATOR:

- On chip advanced crystal-less Jitter Attenuator for each channel
- Jitter Attenuator can be selected in Receive or Transmit paths
- Meets ETSI TBR 24 Jitter Transfer Requirements
- Compliant with jitter transfer template outlined in ITU G.751, G.752, G.755 and GR-499-CORE,1995 standards
- Jitter Attenuator can be disabled


CONTROL AND DIAGNOSTICS:

- 5 wire Serial Microprocessor Interface for control and configuration
- Supports optional internal Transmit driver monitoring
- Hardware Mode for control and configuration
- Each channel supports Local, Remote and Digital Loop-backs
- Single 3.3 V ± 5% power supply
- 5 V Tolerant I/O
- Available in 128 pin LQFP
- - 40℃ to 85℃ Industrial Temperature Range

APPLICATIONS

- E3/DS3 Access Equipment
- STS1-SPE to DS3 De-Synchronizing
- DSLAMs
- Digital Cross Connect Systems
- CSU/DSU Equipment
- Routers
- Fiber Optic Terminals

FIGURE 1. BLOCK DIAGRAM OF THE XRT 75R03D




TRANSMIT INTERFACE CHARACTERISTICS

- Accepts either Single-Rail or Dual-Rail data from Terminal Equipment and generates a bipolar signal to the line
- Integrated Pulse Shaping Circuit
- Built-in B3ZS/HDB3 Encoder (which can be disabled)
- Accepts Transmit Clock with duty cycle of 30%-70%
- Generates pulses that comply with the ITU-T G.703 pulse template for E3 applications
- Generates pulses that comply with the DSX-3 pulse template, as specified in Bellcore GR-499-CORE and ANSI T1.102_1993
- Generates pulses that comply with the STSX-1 pulse template, as specified in Bellcore GR-253-CORE
- Transmitter can be turned off in order to support redundancy designs

RECEIVE INTERFACE CHARACTERISTICS

- Integrated Adaptive Receive Equalization (optional) for optimal Clock and Data Recovery
- Declares and Clears the LOS defect per ITU-T G.775 requirements for E3 and DS3 applications
- Meets Jitter Tolerance Requirements, as specified in ITU-T G.823_1993 for E3 Applications
- Meets Jitter Tolerance Requirements, as specified in Bellcore GR-499-CORE for DS3 Applications
- Declares Loss of Signal (LOS) and Loss of Lock (LOL) Alarms
- Built-in B3ZS/HDB3 Decoder (which can be disabled)
- Recovered Data can be muted while the LOS Condition is declared
- Outputs either Single-Rail or Dual-Rail data to the Terminal Equipment

FIGURE 2. PIN OUT OF THE XRT75R03D



ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT75R03DIV	128 Pin LQFP	- 40°C to + 85°C

XRT75R03D



THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER REV. 1.0.4

GENERAL DESCRIPTION	1
FEATURES	1
Applications	1
FIGURE 1. BLOCK DIAGRAM OF THE XRT 75R03D	2
Transmit Interface Characteristics	2
Receive Interface Characteristics	2
FIGURE 2. PIN OUT OF THE XRT75R03D	
ORDERING INFORMATION	3
PIN DESCRIPTIONS (BY FUNCTION)	4
SYSTEM-SIDE TRANSMIT INPUT AND TRANSMIT CONTROL PINS	4
Transmit Line Side Pins	8
SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS	10
RECEIVE LINE SIDE PINS	17
GENERAL CONTROL PINS	
CONTROL AND ALARM INTERFACE	
JITTER ATTENUATOR INTERFACE	
POWER SUPPLY AND GROUND PINS	
XRT75R03D PIN LISTING IN NUMERICAL ORDER	
1.0 R3 TECHNOLOGY (RECONFIGURABLE, RELAYLESS REDUNDANCY)	
1.1 NETWORK ARCHITECTURE	
FIGURE 3. NETWORK REDUNDANCY ARCHITECTURE	
1.2 POWER FAILURE PROTECTION	
1.3 SOFTWARE VS HARDWARE AUTOMATIC PROTECTION SWITCHING	
2.0 ELECTRICAL CHARACTERISTICS	
TABLE 1: ABSOLUTE MAXIMUM RATINGS	_
TABLE 2: DC ELECTRICAL CHARACTERISTICS:	
3.0 TIMING CHARACTERISTICS	32
FIGURE 4. TYPICAL INTERFACE BETWEEN TERMINAL EQUIPMENT AND THE XRT75R03D (DUAL-RAIL DATA)	32
FIGURE 5. TRANSMITTER TERMINAL INPUT TIMING	
FIGURE 6. RECEIVER DATA OUTPUT AND CODE VIOLATION TIMING	
FIGURE 7. TRANSMIT PULSE AMPLITUDE TEST CIRCUIT FOR E3, DS3 AND STS-1 RATES	
4.0 LINE SIDE CHARACTERISTICS:	
4.1 E3 LINE SIDE PARAMETERS:	
FIGURE 8. PULSE MASK FOR E3 (34.368 MBITS/S) INTERFACE AS PER ITU-T G.703	
FIGURE 9. BELLCORE GR-253 CORE TRANSMIT OUTPUT PULSE TEMPLATE FOR SONET STS-1 APPLICATIONS	
TABLE 4: STS-1 PULSE MASK EQUATIONS	
TABLE 5: STS-1 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-253)	
FIGURE 10. TRANSMIT OUPUT PULSE TEMPLATE FOR DS3 AS PER BELLCORE GR-499	_
TABLE 6: DS3 PULSE MASK EQUATIONS	
TABLE 7: DS3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-499)	
FIGURE 11. MICROPROCESSOR SERIAL INTERFACE STRUCTURE	
TABLE 8: MICROPROCESSOR SERIAL INTERFACE TIMINGS (TA = 250C, VDD=3.3V± 5% AND LOAD = 10PF)	
FUNCTIONAL DESCRIPTION:	
5.0 THE TRANSMITTER SECTION:	
FIGURE 13. SINGLE-RAIL OR NRZ DATA FORMAT (ENCODER AND DECODER ARE ENABLED)	
FIGURE 13. SINGLE-HAIL OR NEZ DATA FORMAT (ENCODER AND DECODER ARE ENABLED)	
5.1 TRANSMIT CLOCK:	
5.2 B3ZS/HDB3 ENCODER:	
5.2.1 B3ZS ENCODING:	
FIGURE 15. B3ZS ENCODING FORMAT	
5.2.2 HDB3 ENCODING:	
FIGURE 16. HDB3 ENCODING FORMAT	
5.3 TRANSMIT PULSE SHAPER:	
5.3.1 GUIDELINES FOR USING TRANSMIT BUILD OUT CIRCUIT:	
5.3.2 INTERFACING TO THE LINE:	
5.4 TRANSMIT DRIVE MONITOR: FIGURE 17. TRANSMIT DRIVER MONITOR SET-UP.	
5.5. TRANSMITTER SECTION ON/OFF.	44 11



THREE CHANNEL E3/DS3/STS-1 LINE

	44
6.0 THE RECEIVER SECTION:	
6.1.1 INTERFERENCE TOLERANCE:	
FIGURE 18. INTERFERENCE MARGIN TEST SET UP FOR DS3/STS-1	45
FIGURE 19. INTERFERENCE MARGIN TEST SET UP FOR E3.	
TABLE 9: INTERFERENCE MARGIN TEST RESULTS	
6.2 CLOCK AND DATA RECOVERY:	
6.3 B3ZS/HDB3 DECODER:	
6.4 LOS (LOSS OF SIGNAL) DETECTOR:	
6.4.1 DS3/STS-1 LOS CONDITION:	
TABLE 10: THE ALOS (ANALOG LOS) DECLARATION AND CLEARANCE THRESHOLDS FOR A GIVEN SETTING OF LOS	
AND STS-1 APPLICATIONS)	47
DISABLING ALOS/DLOS DETECTION:	47
6.4.2 E3 LOS CONDITION:	47
FIGURE 20. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775	48
Figure 21. Loss of Signal Definition for E3 as per ITU-T G.775	
6.4.3 MUTING THE RECOVERED DATA WITH LOS CONDITION:	
7.0 JITTER:	
7.1 JITTER TOLERANCE - RECEIVER:	49
FIGURE 22. JITTER TOLERANCE MEASUREMENTS	
7.1.1 DS3/STS-1 JITTER TOLERANCE REQUIREMENTS:	
FIGURE 23. INPUT JITTER TOLERANCE FOR DS3/STS-1	
7.1.2 E3 JITTER TOLERANCE REQUIREMENTS:	
FIGURE 24. INPUT JITTER TOLERANCE FOR E3	50
TABLE 11: JITTER AMPLITUDE VERSUS MODULATION FREQUENCY (JITTER TOLERANCE)	
7.2 JITTER TRANSFER - RECEIVER/TRANSMITTER:	
TABLE 12: JITTER TRANSFER SPECIFICATION/REFERENCES	51
7.3 JITTER ATTENUATOR:	
TABLE 13: JITTER TRANSFER PASS MASKSFIGURE 25. JITTER TRANSFER REQUIREMENTS AND JITTER ATTENUATOR PERFORMANCE	
7.3.1 JITTER GENERATION:	
3.0 SERIAL HOST INTERFACE:	
TABLE 14: FUNCTIONS OF SHARED PINS	
TABLE 15: XRT75R03D REGISTER MAP - QUICK LOOK	
Legend:	
Edgette	5/
THE REGISTER MAP AND DESCRIPTION FOR THE YRT75R03D 3-CHANNEL DS3/E3	
THE REGISTER MAP AND DESCRIPTION FOR THE XRT75R03D 3-CHANNEL DS3/E3/STS.1 LILLW/ L	3/STS-1 LIU IC57
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ J	3/STS-1 LIU IC57
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 57	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 57 THE GLOBAL/CHIP-LEVEL REGISTERS	3/STS-1 LIU IC57 ITTER ATTENUATOR IC59
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS	3/STS-1 LIU IC57 ITTER ATTENUATOR IC 59
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS REGISTER DESCRIPTION - GLOBAL REGISTERS	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS REGISTER DESCRIPTION - GLOBAL REGISTERS TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00)	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS REGISTER DESCRIPTION - GLOBAL REGISTERS TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00)	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS REGISTER DESCRIPTION - GLOBAL REGISTERS TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00)	3/STS-1 LIU IC57 itter Attenuator IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS REGISTER DESCRIPTION - GLOBAL REGISTERS TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00)	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS REGISTER DESCRIPTION - GLOBAL REGISTERS TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00)	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS REGISTER DESCRIPTION - GLOBAL REGISTERS TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00)	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS REGISTER DESCRIPTION - GLOBAL REGISTERS TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00)	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS REGISTER DESCRIPTION - GLOBAL REGISTERS TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00) TABLE 19: BLOCK LEVEL INTERRUPT ENABLE REGISTER - CR32 (ADDRESS LOCATION = 0x20) TABLE 20: BLOCK LEVEL INTERRUPT STATUS REGISTER - CR33 (ADDRESS LOCATION = 0x21) TABLE 21: DEVICE/PART NUMBER REGISTER - CR62 (ADDRESS LOCATION = 0x3E) TABLE 22: CHIP REVISION NUMBER REGISTER - CR63 (ADDRESS LOCATION = 0x3F) THE PER-CHANNEL REGISTERS TABLE 23: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 65	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS REGISTER DESCRIPTION - GLOBAL REGISTERS TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00)	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS REGISTER DESCRIPTION - GLOBAL REGISTERS TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00)	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ JI 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS. REGISTER DESCRIPTION - GLOBAL REGISTERS. TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00)	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ J. 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS REGISTER DESCRIPTION - GLOBAL REGISTERS TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00) TABLE 19: BLOCK LEVEL INTERRUPT ENABLE REGISTER - CR32 (ADDRESS LOCATION = 0x20) TABLE 20: BLOCK LEVEL INTERRUPT STATUS REGISTER - CR33 (ADDRESS LOCATION = 0x21) TABLE 21: DEVICE/PART NUMBER REGISTER - CR62 (ADDRESS LOCATION = 0x3F) TABLE 22: CHIP REVISION NUMBER REGISTER - CR63 (ADDRESS LOCATION = 0x3F) THE PER-CHANNEL REGISTERS TABLE 23: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/ J. 65 REGISTER DESCRIPTION - PER CHANNEL REGISTERS TABLE 24: SOURCE LEVEL INTERRUPT ENABLE REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x01 TABLE 25: SOURCE LEVEL INTERRUPT STATUS REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x02 TABLE 26: ALARM STATUS REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x04 TABLE 27: TRANSMIT CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x04 TABLE 28: RECEIVE CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x05 TABLE 29: CHANNEL CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x06	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/J. 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/J. 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS. REGISTER DESCRIPTION - GLOBAL REGISTERS. TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR3 (ADDRESS LOCATION = 0x00). TABLE 19: BLOCK LEVEL INTERRUPT ENABLE REGISTER - CR32 (ADDRESS LOCATION = 0x20). TABLE 20: BLOCK LEVEL INTERRUPT STATUS REGISTER - CR33 (ADDRESS LOCATION = 0x21). TABLE 21: DEVICE/PART NUMBER REGISTER - CR62 (ADDRESS LOCATION = 0x3E). TABLE 22: CHIP REVISION NUMBER REGISTER - CR63 (ADDRESS LOCATION = 0x3F). THE PER-CHANNEL REGISTERS. TABLE 23: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/J. 65 REGISTER DESCRIPTION - PER CHANNEL REGISTERS TABLE 24: SOURCE LEVEL INTERRUPT ENABLE REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x01 TABLE 25: SOURCE LEVEL INTERRUPT STATUS REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x02 TABLE 26: ALARM STATUS REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x04 TABLE 27: TRANSMIT CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x05 TABLE 28: RECEIVE CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x05 TABLE 29: CHANNEL CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x066 TABLE 30: JITTER ATTENUATOR CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x066 TABLE 30: JITTER ATTENUATOR CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x07	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/J. 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W. J. 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS. REGISTER DESCRIPTION - GLOBAL REGISTERS. TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00)	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W/J. 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS	3/STS-1 LIU IC57 ITTER ATTENUATOR IC
TABLE 16: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R03D 3-CHANNEL DS3/E3/STS-1 LIU W. J. 57 THE GLOBAL/CHIP-LEVEL REGISTERS TABLE 17: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS. REGISTER DESCRIPTION - GLOBAL REGISTERS TABLE 18: APS/REDUNDANCY CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00)	3/STS-1 LIU IC57 ITTER ATTENUATOR IC

XRT75R03D



THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER	REV. 1.0.4
9.2.2 DIGITAL LOOPBACK:	88
Figure 28. Digital Loopback	88
9.2.3 REMOTE LOOPBACK:	
FIGURE 29. REMOTE LOOPBACK	
9.3 TRANSMIT ALL ONES (TAOS):	89
FIGURE 30. TRANSMIT ALL ONES (TAOS)	
10.0 THE SONET/SDH DE-SYNC FUNCTION WITHIN THE XRT75R03D	
10.1 BACKGROUND AND DETAILED INFORMATION - SONET DE-SYNC APPLICATIONS	
FIGURE 31. A SIMPLE ILLUSTRATION OF A DS3 SIGNAL BEING MAPPED INTO AND TRANSPORTED OVER THE SONET NETWO	
10.2 MAPPING/DE-MAPPING JITTER/WANDER	
10.2.1 HOW DS3 DATA IS MAPPED INTO SONET	
FIGURE 32. A SIMPLE ILLUSTRATION OF THE SONET STS-1 FRAME	
FIGURE 33. A SIMPLE ILLUSTRATION OF THE STS-1 FRAME STRUCTURE WITH THE TOH AND THE ENVELOPE CAPACITY BYTA	
94	LO D'LOIGIWITED
FIGURE 34. THE BYTE-FORMAT OF THE TOH WITHIN AN STS-1 FRAME	95
FIGURE 35. THE BYTE-FORMAT OF THE TOH WITHIN AN STS-1 FRAME	
FIGURE 36. ILLUSTRATION OF THE BYTE STRUCTURE OF THE STS-1 SPE	
FIGURE 37. AN ILLUSTRATION OF TELCORDIA GR-253-CORE'S RECOMMENDATION ON HOW MAP DS3 DATA INTO AN STS	-1 SPE 98
FIGURE 38. A SIMPLIFIED "BIT-ORIENTED" VERSION OF TELCORDIA GR-253-CORE'S RECOMMENDATION ON HOW TO MAP I	
AN STS-1 SPE	
10.2.2 DS3 FREQUENCY OFFSETS AND THE USE OF THE "STUFF OPPORTUNITY" BITS	99
FIGURE 39. A SIMPLE ILLUSTRATION OF A DS3 DATA-STREAM BEING MAPPED INTO AN STS-1 SPE, VIA A PTE	100
FIGURE 40. AN ILLUSTRATION OF THE STS-1 SPE TRAFFIC THAT WILL BE GENERATED BY THE "SOURCE" PTE, WHEN MAP	PING IN A DS3
SIGNAL THAT HAS A BIT RATE OF 44.736MBPS + 1PPM, INTO AN STS-1 SIGNAL	102
FIGURE 41. AN ILLUSTRATION OF THE STS-1 SPE TRAFFIC THAT WILL BE GENERATED BY THE SOURCE PTE, WHEN MAPPING	
THAT HAS A BIT RATE OF 44.736MBPS - 1PPM, INTO AN STS-1 SIGNAL	
10.3 JITTER/WANDER DUE TO POINTER ADJUSTMENTS	
10.3.1 THE CONCEPT OF AN STS-1 SPE POINTER	
FIGURE 42. AN ILLUSTRATION OF AN STS-1 SPE STRADDLING ACROSS TWO CONSECUTIVE STS-1 FRAMES	
FIGURE 43. THE BIT-FORMAT OF THE 16-BIT WORD (CONSISTING OF THE H1 AND H2 BYTES) WITH THE 10 BITS, REFLECTING	
OF THE J1 BYTE, DESIGNATED	
FIGURE 44. THE RELATIONSHIP BETWEEN THE CONTENTS OF THE "POINTER BITS" (E.G., THE 10-BIT EXPRESSION WITHIN T	
BYTES) AND THE LOCATION OF THE J1 BYTE WITHIN THE ENVELOPE CAPACITY OF AN STS-1 FRAME	
10.3.2 POINTER ADJUSTMENTS WITHIN THE SONET NETWORK	
10.3.3 CAUSES OF POINTER ADJUSTMENTS	
FIGURE 45. AN ILLUSTRATION OF AN STS-T SIGNAL BEING PROCESSED VIA A SLIP BUFFERFIRM FIGURE 46. AN ILLUSTRATION OF THE BIT FORMAT WITHIN THE 16-BIT WORD (CONSISTING OF THE H1 AND H2 BYTES) WIT	
DESIGNATED	
Figure 47. An Illustration of the Bit-Format within the 16-bit word (consisting of the H1 and H2 bytes) wit	
DESIGNATED	
10.3.4 WHY ARE WE TALKING ABOUT POINTER ADJUSTMENTS?	
10.4 CLOCK GAPPING JITTER	
FIGURE 48. ILLUSTRATION OF THE TYPICAL APPLICATIONS FOR THE XRT75R03D IN A SONET DE-SYNC APPLICATION	
10.5 A REVIEW OF THE CATEGORY I INTRINSIC JITTER REQUIREMENTS (PER TELCORDIA GR-	
FOR DS3 APPLICATIONS	
TABLE 31: SUMMARY OF "CATEGORY I INTRINSIC JITTER REQUIREMENT PER TELCORDIA GR-253-CORE, FOR DS3 APPLI	
10.5.1 DS3 DE-MAPPING JITTER	
10.5.2 SINGLE POINTER ADJUSTMENT	
FIGURE 49. ILLUSTRATION OF SINGLE POINTER ADJUSTMENT SCENARIO	
10.5.3 POINTER BURST	
FIGURE 50. ILLUSTRATION OF BURST OF POINTER ADJUSTMENT SCENARIO	113
10.5.4 PHASE TRANSIENTS	113
FIGURE 51. ILLUSTRATION OF "PHASE-TRANSIENT" POINTER ADJUSTMENT SCENARIO	114
10.5.5 87-3 PATTERN	114
FIGURE 52. AN ILLUSTRATION OF THE 87-3 CONTINUOUS POINTER ADJUSTMENT PATTERN	114
10.5.6 87-3 ADD	
FIGURE 53. ILLUSTRATION OF THE 87-3 ADD POINTER ADJUSTMENT PATTERN	115
10.5.7 87-3 CANCEL	_
FIGURE 54. ILLUSTRATION OF 87-3 CANCEL POINTER ADJUSTMENT SCENARIO	_
10.5.8 CONTINUOUS PATTERN	
FIGURE 55. ILLUSTRATION OF CONTINUOUS PERIODIC POINTER ADJUSTMENT SCENARIO	
10.5.9 CONTINUOUS ADD	
FIGURE 56. ILLUSTRATION OF CONTINUOUS-ADD POINTER ADJUSTMENT SCENARIO	
10.5.10 CONTINUOUS CANCEL	
FIGURE 57. ILLUSTRATION OF CONTINUOUS-CANCEL POINTER ADJUSTMENT SCENARIO	118



10.6 A REVIEW OF THE DS3 WANDER REQUIREMENTS PER ANSI T1.105.03B-1997	
10.7 A REVIEW OF THE INTRINSIC JITTER AND WANDER CAPABILITIES OF THE XRT75R03D IN A TY	_
SYSTEM APPLICATION	
10.7.1 INTRINSIC JITTER TEST RESULTS	
TABLE 32: SUMMARY OF "CATEGORY I INTRINSIC JITTER TEST RESULTS" FOR SONET/DS3 APPLICATIONS	
10.7.2 WANDER MEASUREMENT TEST RESULTS	
10.8.1 HOW TO DESIGN AND CONFIGURE THE XRT75R03D TO PERMIT A SYSTEM TO MEET THE ABOVE-MENT	
INTRINSIC JITTER AND WANDER REQUIREMENTS	
FIGURE 58. ILLUSTRATION OF THE XRT75R03D BEING CONNECTED TO A MAPPER IC FOR SONET DE-SYNC APPLICATIONS	
CHANNEL CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x06	
CHANNEL 1 ADDRESS LOCATION = 0x0E	. 121
CHANNEL 2 ADDRESS LOCATION = 0x16	. 121
CHANNEL CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x06	. 122
CHANNEL 1 ADDRESS LOCATION = 0x0E	. 122
CHANNEL 2 ADDRESS LOCATION = 0x16	. 122
JITTER ATTENUATOR CONTROL REGISTER - (CHANNEL 0 ADDRESS LOCATION = 0x07 0x07	. 122
CHANNEL 1 ADDRESS LOCATION = 0x0F	
CHANNEL 2 ADDRESS LOCATION = 0x17	
JITTER ATTENUATOR CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x07 0x07	
CHANNEL 1 ADDRESS LOCATION = 0x0F	
CHANNEL 2 ADDRESS LOCATION = 0x17	_
JITTER ATTENUATOR CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x07	
CHANNEL 1 ADDRESS LOCATION = 0x0F	
CHANNEL 2 ADDRESS LOCATION = 0x17	
10.8.2 RECOMMENDATIONS ON PRE-PROCESSING THE GAPPED CLOCKS (FROM THE MAPPER/ASIC DEVIC	_
OR TO ROUTING THIS DS3 CLOCK AND DATA-SIGNALS TO THE TRANSMIT INPUTS OF THE XRT75R03D	
FIGURE 59. ILLUSTRATION OF MINOR PATTERN P1	
FIGURE 60. ILLUSTRATION OF MINOR PATTERN P2	
FIGURE 61. ILLUSTRATION OF PROCEDURE WHICH IS USED TO SYNTHESIZE MAJOR PATTERN A	
FIGURE 63. ILLUSTRATION OF PROCEDURE WHICH IS USED TO SYNTHESIZE PATTERN B	
FIGURE 64. ILLUSTRATION OF THE SUPER PATTERN WHICH IS OUTPUT VIA THE "OC-N TO DS3" MAPPER IC	
FIGURE 65. SIMPLE ILLUSTRATION OF THE XRT75R03D BEING USED IN A SONET DE-SYNCHRONIZER" APPLICATION	
10.8.3 HOW DOES THE XRT75R03D PERMIT THE USER TO COMPLY WITH THE SONET APS RECOVERY TIME	
QUIREMENTS OF 50MS (PER TELCORDIA GR-253-CORE)?	
TABLE 33: MEASURED APS RECOVERY TIME AS A FUNCTION OF DS3 PPM OFFSET	
JITTER ATTENUATOR CONTROL REGISTER - CHANNEL 0 ADDRESS LOCATION = 0x07	
CHANNEL 1 ADDRESS LOCATION = 0x0F	_
CHANNEL 2 ADDRESS LOCATION = 0x17	
10.8.4 HOW SHOULD ONE CONFIGURE THE XRT75R03D, IF ONE NEEDS TO SUPPORT "DAISY-CHAIN" TEST THE END CUSTOMER'S SITE?	
JITTER ATTENUATOR CONTROL REGISTER - CHANNEL O ADDRESS LOCATION = 0x07	
CHANNEL 1 ADDRESS LOCATION = 0x0F	
CHANNEL 2 ADDRESS LOCATION = 0X07	
ORDERING INFORMATION	
PACKAGE DIMENSIONS - 14X20 MM, 128 PIN PACKAGE	
REVISIONS	131

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER

PIN DESCRIPTIONS (BY FUNCTION)

Pin#	SIGNAL NAME	Түре	DESCRIPTION
38	TxON_0	I	Transmitter ON Input - Channel 0:
1	TxON_1		Transmitter ON Input - Channel 1:
125	TxON_2		Transmitter ON Input - Channel 2:
			These input pins are used to either enable or disable the Transmit Output Driver corresponding to Channel_n.
			"Low" - Disables the Transmit Output Driver of the corresponding Channel. In this setting, the corresponding TTIP_n and TRING_n output pins will be tri-stated.
			"High" - Enables the Transmit Output Driver of the corresponding Channel. In this setting, the corresponding TTIP_n and TRING_n output pins will be enabled.
			NOTES:
			 Even when the XRT75R03D is configured in HOST mode, these pins will be active. To enable software control of the Transmit Output Driver outputs, pull these pins "High".
			When Transmitters are turned off either in Host or Hardware mode, the TTIP and TRing outputs are Tri-stated.
			3. These pins are internally pulled "High"
35	TxClk_0	I	Transmit Clock Input - Channel 0:
4	TxClk_1		Transmit Clock Input f - Channel 1:
26	TxClk_2		Transmit Clock Input - Channel 2:
			These input pins have two functions:
			They function as the timing source for the Transmit Section of the corresponding channel within the XRT75R03D.
			They also are used by the Transmit Section of the LIU IC to sample the corresponding TPDATA_n and TNDATA_n input pin.
			NOTE: The user is expected to supply a 44.736MHz ± 20ppm clock signal (for DS3 applications), 34.368MHz ± 20 ppm clock signal (for E3 applications) or a 51.84MHz ± 4.6ppm clock signal (for STS-1, Stratum 3E or better applications).

Pin#	SIGNAL NAME	Түре	DESCRIPTION
34 3 25	TPDATA_0/TxDATA_0 TPDATA_1/TxDATA_1 TPDATA_2/TxDATA_2		Transmit Positive Data Input - Channel 0: Transmit Positive Data Input - Channel 1: Transmit Positive Data Input - Channel 2: Transmit Positive Data/Data Input - Channel n: The function of these input pins depends upon whether the corresponding channel has been configured to operate in the Single-Rail or Dual-Rail Mode. Single Rail Mode - Transmit Data Input - Channel n: If the Channel has been configured to operate in the Single-Rail Mode, then all transmit output data will be serially applied to this input pin. This signal will latched into the Transmit Section circuitry upon either the rising or falling edge of the TxCLK_n signal, depending upon user configuration. In the Single-Rail Mode, the Transmit Section of the LIU IC will then encode this data into either the B3ZS line code (for DS3 and STS-1 applications) or the HDB3 line code (for E3 applications). Dual Rail Mode - Transmit Positive Data Input - Channel n: If the Channel has been configured to operate in the Dual-Rail Mode, then the user should apply a pulse to this input pin, anytime the Transmit Section of the LIU IC is suppose to generate and transmit a positive-polarity pulse onto the line. This signal will be latched into the Transmit Section circuitry upon either the rising or falling edge of the TxCLK_n signal, depending upon user configuration. In the Dual-Rail Mode, the Transmit Section of the LIU IC will NOT encode this data into either the B3ZS or HDB3 line codes. If the user configures the LIU IC to operate in the Dual-Rail Mode, then B3ZS/HDB3 encoding must have already been done prior to providing the transmit output data to this input pin.
33 2 24	TNData_0 TNData_1 TNData_2	ı	Transmit Negative Data Input - Channel 0: Transmit Negative Data Input - Channel 1: Transmit Negative Data Input - Channel 2: If a Channel has been configured to operate in the Dual-Rail Mode, then the user should apply a pulse to this input pin anytime the Transmit Section of the LIU IC is suppose to generate and transmit a negative-polarity pulse onto the line. This signal will be latched into the Transmit Section circuitry upon either the rising or falling edge of the TxCLK_n signal, depending upon user configuration. Note: If the Channel has been configured operate in the Single-Rail Mode, then this input pin has no function, and should be tied to GND.





THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER REV. 1.0.4

Pin#	SIGNAL NAME	Түре	DESCRIPTION
37	TAOS_0	l	Transmit "All Ones" Input - Channel 0:
7	TAOS_1		Transmit "All Ones" Input - Channel 1:
8	TAOS_2		Transmit "All Ones" Input - Channel 2:
			These input pin are used to configure the Transmit Section of the corresponding channel to generate and transmit an unframed "All Ones" pattern via the DS3, E3 or STS-1 line signal to the remote terminal equipment. When this configuration is implemented the Transmit Section will ignore the data that it is accepting from the System-side equipment and will overwrite this data will the "All Ones" Pattern. "Low" - Does not configure the channel to transmit an unframed "All Ones" Pattern to the remote terminal equipment. In this mode, the Transmit Sec-
			tion of the Channel will output data based upon the signals that are applied to the TxPOS_n and TxNEG_n input pins. "High" - Configures the Channel to transmit an unframed "All Ones" Pattern to the remote terminal equipment. In this mode, the Transmit Section will override the data that is applied to the TxPOS n and TxNEG n input pins,
			and will proceed to generate and transmit an unframed "All Ones" pattern.
			4. This input pin is ignored if the XRT75R03D is operating in the HOST Mode and should be tied to GND.
			5. These input pins are internally pulled down.
36	TxLEV_0	I	Transmit Line Build-Out Enable/Disable Select - Channel 0:
9	TxLEV_1		Transmit Line Build-Out Enable/Disable Select - Channel 1:
10	TxLEV_2		Transmit Line Build-Out Enable/Disable Select - Channel 2:
			These input pins are used to enable or disable the Transmit Line Build-Out (e.g., pulse-shaping) circuit within the corresponding channel. The user should set these input pins either "High" or "Low" based upon the following guidelines. "Low" - If the cable length between the Transmit Output of the corresponding Channel and the DSX-3/STSX-1 location is 225 feet or less.
			"High" - If the cable length between the Transmit Output of the corresponding Channel and the DSX-3/STSX-1 location is 225 feet or more.
			NOTES: 1. These guidelines must be followed in order to insure that the
			Transmit Section of Channel_n will always generate a DS3 pulse that complies with the Isolated Pulse Template requirements per Bellcore GR-499-CORE, or an STS-1 pulse that complies with the Pulse Template requirements per Telcordia GR-253-CORE.
			 This input pin is inactive if the XRT75R03D has been configured to operate in the Host Mode, or if the corresponding channel has been configured to operate in the E3 Mode. If either of these cases are true, then tie this input pin to GND.
			3. These input pins are internally pulled "Low".

PIN#	SIGNAL NAME	Түре	DESCRIPTION
40	DMO_0	0	Drive Monitor Output - Channel 0:
127	DMO_1		Drive Monitor Output - Channel 1:
22	DMO_2		Drive Monitor Output - Channel 2:
			These output signals are used to indicate some sort of fault condition within the Transmit Output signal path.
			This output pin will toggle "High" anytime the Transmit Drive Monitor circuitry either, via the corresponding MTIP and MRING input pins or internally, detects no bipolar pulses via the Transmit Output line signal (e.g., via the TTIP_n and TRING_n output pins) for 128 bit-periods. This output pin will be driven "Low" anytime the Transmit Drive Monitor circuitry has detected at least one bipolar pulse via the Transmit Output line signal within the last 128 bit periods.
67	TxClkINV/	I	Hardware Mode: Transmit Clock Invert
	SClk		Host Mode: Serial Clock Input:
			Hardware mode
			This input pin is used to select the edge of the TxCLK_n input that the Transmit Section of all channels will use to sample the TPDATA_n and TNDATA_n input pins.
			Setting this input pin "High" configures all three Transmitters to sample the TPData_n and TNData_n data on the rising edge of the TxClk_n.
			Setting this input pin "Low" configures all three Transmitters to sample the TPData_n and TNData_n data on the falling edge of the TxClk_n . Host Mode
			In the Host Mode this pin functions as SCIk input pin please refer to the pin descriptions for the Microprocessor interface.

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER

TRANSMIT LINE SIDE PINS

PIN#	SIGNAL NAME	Түре	DESCRIPTION
30	TTIP_0	0	Transmit TTIP Output - Positive Polarity Signal - Channel 0:
11	TTIP_1		Transmit TTIP Output - Positive Polarity Signal - Channel 1:
21	TTIP_2		Transmit TTIP Output - Positive Polarity Signal - Channel 2:
			These output pins along with the corresponding TRING_n output pins, function as the Transmit DS3/E3/STS-1 Line output signal drivers for a given channel, of the XRT75R03D.
			Connect this signal and the corresponding TRING_n output signal to a 1:1 transformer.
			Whenever the Transmit Section of the Channel generates and transmits a positive-polarity pulse onto the line, this output pin will be pulsed to a "higher-voltage" than its corresponding TRING_n output pins.
			Conversely, whenever the Transmit Section of the Channel generates and transmit a negative-polarity pulse onto the line, this output pin will be pulsed to a "lower-voltage" than its corresponding TRING_n output pin.
			Note: This output pin will be tri-stated whenever the corresponding TxON_n input pin or bit-field is set to "0".
28	TRing_0	0	Transmit Ring Output - Negative Polarity Signal - Channel 0:
13	TRing_1		Transmit Ring Output - Negative Polarity Signal - Channel 1:
19	TRing_2		Transmit Ring Output - Negative Polarity Signal - Channel 2:
			These output pins along with the corresponding TTIP_n output pins, function as the Transmit DS3/E3/STS-1 Line output signal drivers for a given channel, within the XRT75R03D.
			Connect this signal and the corresponding TTIP_n output signal to a 1:1 transformer.
			Whenever the Transmit Section of the Channel generates and transmits a positive-polarity pulse onto the line. This output pin will be pulsed to a "lower-voltage" than its corresponding TTIP_n output pins.
			Conversely, whenever the Transmit Section of the Channel generates and transmit a negative-polarity pulse onto the line. This output pin will be pulsed to a "higher-voltage" than its corresponding TTIP_n output pin.
			Note: This output pin will be tri-stated whenever the corresponding TxON_n input pin or bit-field is set to "0".

TRANSMIT LINE SIDE PINS

PIN#	SIGNAL NAME	Түре	DESCRIPTION
PIN # 31 6 17	MTIP_0 MTIP_1 MTIP_2	TYPE	Monitor Tip Input - Positive Polarity Signal - Channel 0: Monitor Tip Input - Positive Polarity Signal - Channel 1: Monitor Tip Input - Positive Polarity Signal - Channel 2: These input pins along with MRING_n function as the Transmit Drive Monitor Output (DMO) input monitoring pins. To (1) monitor the Transmit Output line signal and (2) to perform this monitoring externally, then this pin MUST be connected to the corresponding TTIP_n output pin via a 274 ohm series resistor. Similarly, the MRING_n input pin MUST also be connected to its corresponding TRING_n output pin via a 274 ohm series resistor. The MTIP_n and MRING_n input pins will continuously monitor the Transmit Output line signal via the TTIP_n and TRING_n output pins for bipolar activity. If these pins do not detect any bipolar activity for 128 bit periods, then the Transmit Drive Monitor circuit will drive the corresponding DMO_n output pin "High" in order to denote a possible fault condition in the Transmit Output Line signal path. Notes: 1. These input pins are inactive if the user choose to internally monitor
			the Transmit Output line signal. 2. Internal Monitoring is only available as an option if the XRT75R03D in is being operated in the Host Mode.
32 5 16	MRing_0 MRing_1 MRing_2		Monitor Ring Input - Channel 1: Monitor Ring Input - Channel 2: These input pins along with MTIP_n function as the Transmit Drive Monitor Output (DMO) input monitoring pins. To (1) monitor the Transmit Output line signal and (2) to perform this monitoring externally, then this input pin MUST be connected to the corresponding TRING_n output pin via a 274 ohm series resistor. Similarly, the MTIP_n input pin MUST be connected to its corresponding TTIP_n output pin via a 274 ohm series resistor. The MTIP_n and MRING_n input pins will continuously monitor the Transmit Output line signal via the TTIP_n and TRING_n output pins for bipolar activity. If these pins do not detect any bipolar activity for 128 bit periods, then the Transmit Drive Monitor circuit will drive the corresponding DMO_n output pin "High" to indicate a possible fault condition in the Transmit Output Line signal path. Notes: 1. These input pins are inactive if the user chooses to internally monitor the Transmit Output line signal. 2. Internal Monitoring is only available as an option if the XRT75R03D is being operated in the Host Mode.

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER

Pin#	SIGNAL NAME	Түре	DESCRIPTION
60 104 63	RLOS_0 RLOS_1 RLOS_2	0	Receive Loss of Signal Output Indicator - Channel 0: Receive Loss of Signal Output Indicator - Channel 1: Receive Loss of Signal Output Indicator - Channel 2: This output pin indicates whether or not the corresponding channel is declaring the Loss of Signal (LOS) Defect condition. "Low" - Indicates that the corresponding Channel is NOT currently declaring the LOS defect condition. "High" - Indicates that the corresponding Channel is currently declaring the LOS defect condition.
61 103 64	RLOL_0 RLOL_1 RLOL_2	0	Receive Loss of Lock Output Indicator - Channel 0: Receive Loss of Lock Output Indicator - Channel 1: Receive Loss of Lock Output Indicator - Channel 2: This output pin indicates whether or not the corresponding channel is declaring the Loss of Lock (LOL) Condition. "Low" - Indicates that the corresponding Channel is NOT declaring the LOL condition. "High" - Indicates that the corresponding Channel is currently declaring the LOL condition. Note: The Receive Section of a given channel will declare the LOL condition anytime the frequency of the Recovered Clock (RCLK) signal differs from that of the E3CLK input clock signal (if the channel is operating in the E3 Mode), the DS3CLK input clock signal (if the channel is operating in the DS3 Mode) the STS-1CLK input clock signal (if the channel is operating in the STS-1 Mode), or that clock signal which is derived from the SFM Clock Synthesizer block (if the chip is operating in the Single-Frequency Mode) by 0.5% (or 5000ppm) or more.
58 112 53	RPOS_0/ RDATA_0 RPOS_1/ RDATA_1 RPOS_2/ RDATA_2	0	Receive Positive Data Output - Receive Data Output - Channel 0: Receive Positive Data Output - Receive Data Output - Channel 1: Receive Positive Data Output - Receive Data Output - Channel 2: The function of these output pins depends upon whether the channel/device has been configured to operate in the Single-Rail or Dual-Rail Mode. Dual-Rail Mode - Receive Positive Polarity Data Output If the channel/device has been configured to operate in the Dual-Rail Mode, then all positive-polarity data will be output via this output pin. The negative-polarity data will be output via the corresponding RNEG_n output pin. In other words, the Receive Section of the corresponding Channel will pulse this output pin "High" for one period of RCLK_n anytime it receives a positive-polarity pulse via the RTIP/RRING input pins. The data that is output via this pin is updated upon a user-selectable edge of the RCLK_n output clock signal. Single-Rail Mode - Receive Data Output If the channel/device has been configured to operate in the Single-Rail Mode, then all Receive (or Recovered) data will be output via this output pin. The data that is output via this pin is updated upon a user-selectable edge of the RCLK_n output clock signal.

PIN#	SIGNAL NAME	TYPE	DESCRIPTION
57	RNEG_0/LCV_0	0	Receive Negative Data Output/Line Code Violation Indicator - Channel 0:
113	RNEG_1/LCV_1		Receive Negative Data Output/Line Code Violation Indicator - Channel 1:
52	RNEG_2/LCV_2		Receive Negative Data Output/Line Code Violation Indicator - Channel 2:
			The function of these pins depends on whether the XRT75R03D is configured in Single Rail or Dual Rail mode.
			Dual-Rail Mode - Receive Negative Polarity Data Output
			If the channel/device has been configured to operate in the Dual-Rail Mode, then all negative-polarity data will be output via this output pin. The positive-polarity data will be output via the corresponding RPOS_n output pin. In other words, the Receive Section of the corresponding Channel will pulse this output pin "High" for one period of RCLK_n anytime it receives a negative-polarity pulse via the RTIP/RRING input pins.
			The data that is output via this pin is updated upon a user-selectable edge of the RCLK_n output clock signal.
			Single-Rail Mode - Line Code Violation Indicator Output
			If the channel/device has been configured to operate in the Single-Rail Mode, then this particular output pin will function as the Line Code Violation indicator output.
			In this configuration, the Receive Section of the Channel will pulse this output pin "High" for at least one RCLK period whenever it detects either an LCV (Line Code Violation) or an EXZ (Excessive Zero Event).
			The data that is output via this pin is updated upon a user-selectable edge of the RCLK_n output clock signal.
56	RxClk_0	0	Receive Clock Output - Channel 0:
114	RxClk_1		Receive Clock Output - Channel 1:
51	RxClk_2		Receive Clock Output - Channel 2:
			This output pin functions as the Receive or recovered clock signal. All Receive (or recovered) data will output via the RPOS_n and RNEG_n outputs upon the user-selectable edge of this clock signal.
			Additionally, if the device/channel has been configured to operate in the Single-Rail Mode, then the RNEG_n/LCV_n output pins will also be updated upon the user-selectable edge of this clock signal.
75	REQEN_0	1	Receive Equalization Enable Input - Channel 0:
95	REQEN_1		Receive Equalization Enable Input - Channel 1:
84	REQEN_2		Receive Equalization Enable Input - Channel 2: These input pins are used to either enable or disable the Receive Equalizer
			block within the Receive Section of the corresponding channel.
			"Low" - Disables the Receive Equalizer within the corresponding channel.
			"High" - Enables the Receive Equalizer within the corresponding channel.
			NOTES: 1. For virtually all applications, it is recommend that this input pin be pulled "High" and enable the Receive Equalizer.
			 This input pin ignored and should be tied to GND if the XRT75R03D has been configured to operate in the Host Mode.
			3. These input pins are internally pulled low.





THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER REV. 1.0.4

Pin#	SIGNAL NAME	Түре	DESCRIPTION
71	LOSMUT/ INT	I/O	Muting Upon LOS Enable/Interrupt Output Pin This input pin is used to configure the Receive Section, in each of the three channels within the chip, to automatically pull their corresponding Recovered Data Output pins (e.g. RPOS_n and RNEG_n) to GND anytime and for the duration that the Receive Section declares the LOS defect condition. In other words, this feature if enabled will cause the Receive Channel to automatically mute the Recovered data anytime and for the duration that the Receive Section declares the LOS defect condition. "Low" - Disables the Muting upon LOS feature. In this setting the Receive Section will NOT automatically mute the Recovered Data whenever it is declaring the LOS defect condition. "High" - Enables the Muting upon LOS feature. In this setting the Receive Section will automatically mute the Recovered Data whenever it is declaring the LOS defect condition. **Notes:** 1. This input pin is will function as the Interrupt Request output pin within the Microprocessor Serial Interface, if the XRT75R03D has been configured to operate in the Host Mode. 2. This configuration setting applies globally to each of the three (3) channels within the XRT75R03D.
99	LOSTHR	I	 Analog LOS Detector Threshold Level Select Input: This input pin permits the user to select both of the following parameters for the Analog LOS Detector within each of the three Receive Sections within the XRT75R03D. 1. The Analog LOS Defect Declaration Threshold (e.g., the maximum signal level that the Receive Section of a given channel must detect before declaring the LOS Defect condition), and 2. The Analog LOS Defect Clearance Threshold (e.g., the minimum signal level that the Receive Section of a given channel must detect before clearing the LOS Defect condition) Setting this input pin "High" selects one set of Analog LOS Defect Declaration and Clearance thresholds. Setting this input pin "Low" selects the other set of Analog LOS Defect Declaration and Clearance thresholds. Please see Table 10 for more details. Note: This input pin is only active if at least one channel within the XRT75R03D has been configured to operate in the DS3 or STS-1 Modes.

PIN#	SIGNAL NAME	Түре	DESCRIPTION
69	RxMON/ SDO		Receiver Monitor Mode Enable: This input pin permits the user to configure each of the three (3) Receive Sections within the XRT75R03D, into the Receiver Monitor Mode. If the user configures each of the Receive Sections into the Receive Monitor Mode, then each of the Receiver Sections will be able to receive a nominal DSX-3/STSX-1 signal that has been attenuated by 20dB of flat loss along with 6dB of cable loss, in an error-free manner. This allows monitoring very weak signal, however the internal LOS circuitry is suppressed and LOS will never assert nor LOS be declared when operating under this mode. "Low" - Configures each of the Receive Sections to operate in the Normal Mode. "High" - Configures each of the Receive Sections to operate in the Receive Monitor Mode. **Notes:* 1. This input pin will function as the SDO (Serial Data Output pin within the Microprocessor Serial Interface) whenever the XRT75R03D has been configured to operate in the Host Mode. 2. This configuration setting applies globally to all three (3) of the channels within the XRT75R03D. 3. In HOST Mode, each channel can be independently configured to be a monitoring channel by setting the bits in the channel control registers.
68	RxON/ SDI	I	Receive ON: This input pin permits the user to either turn on or turn off each of the three (3) Receive Sections within the XRT75R03D. If the user turns on the Receive Sections of each channel, then all three channels will begin to receive the incoming DS3, E3 or STS-1 data-streams via the RTIP_n and RRING_n input pins. Conversely, if the user turns off the Receive Section, then the entire Receive Section (e.g., the AGC and Receive Equalizer blocks, Clock Recovery PLL, etc.) will be powered down. "Low" - Shuts off the Receive Sections within each of the three (3) Channels in the XRT75R03D. "High" - Turns on the Receive Sections within each of the three (3) Channels in the XRT75R03D. Notes: 1. This input pin will function as the SDI (Serial Data Input pin within the Microprocessor Serial Interface) whenever the XRT75R03D has been configured to operate in the Host Mode. 2. This configuration setting applies globally to all three (3) of the channels within the XRT75R03D. 3. This pin is internally pulled low.





THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER REV. 1.0.4

Pin#	SIGNAL NAME	Түре	DESCRIPTION
66	RxClkINV/ CS	I	Receive Clock Invert Input - Chip Selectl: In Hardware Mode is pin is used to configure the Receive Sections of the three (3) channels in the XRT75R03D to either output the recovered data via the RPOS_n or RNEG_n/LCV_n output pins upon either the rising or falling edge of the RCLK_n clock output signal. "Low" - Configures each of the Receive Sections to output the recovered data via the RPOS_n and RNEG_n/LCV_n output pins upon the rising edge of the RCLK_n output clock signal. "High" - Configures each of the Receive Sections to output the recovered data via the RPOS_n and RNEG_n/LCV_n output pins upon the falling edge of the RCLK_n output clock signal. **Notes:** 1. This input pin will function as the CS (Chip Select Input pin) of the Microprocessor Serial Interface when the XRT75R03D has been configured to operate in the Host Mode. 2. This configuration setting applies globally to all three (3) of the channels within the XRT75R03D. 3. If the Receive Sections are configured to operate in the Single-Rail Mode, then the LCV_n output pin will be updated on the user-selected edge of the RCLK_n signal, per this configuration selection.
106	SFM_EN	I	Single Frequency Mode Enable: This input pin is used to configure the XRT75R03D to operate in the SFM (Single Frequency) Mode. When this feature is invoked the Single-Frequency Mode Synthesizer will become active. By applying a 12.288MHz clock signal to pin 109, STS-1CLK/12M the XRT75R03D will, depending upon which mode the user has configured each of the three channels, generate all of the appropriate clock signals (e.g., 34.368MHz, 44.736MHz or 51.84. Further, the XRT75R03D internal circuitry will route each of these synthesized clock signals to the appropriate nodes of the corresponding three channels in the XRT75R03D. "Low" - Disables the Single Frequency Mode. In this configuration setting, the user is required to supply to the E3CLK, DS3CLK or STS-1CLK input pins all of the relevant clock signals that are to be used within the chip. "High" - Enables the Single-Frequency Mode. A 12.288MHz clock signal MUST be applied to pin 109 (STS-1CLK/12M). Note: This input pin is internally pulled low.

Pin#	SIGNAL NAME	Түре	DESCRIPTION
107	E3Clk/ CLK_EN	ı	E3 Reference Clock Input/SFM Clock Output Enable: The function of this chip depends upon whether or not the XRT75R03D has been configured to operate in the Single-Frequency Mode. If NOT operating in the Single-Frequency Mode If the XRT75R03D has NOT been configured to operate in the SFM (Single Frequency) Mode, and if at least one channel is to be operated in the E3 Mode, then a 34.368MHz ± 20ppm clock signal must be applied to this input pin. If the user does not intend to operate the device in the SFM Mode nor operate any of the channels in the E3 Mode tie this input signal to GND. If operating in the Single-Frequency Mode If the XRT75R03D is operated in the SFM Mode and is to output a clock signal that is synthesized from the SFM Clock Synthesizer PLL so that the user's system can use this clock signal as a timing source, pull this input pin to a logic "High". If the user pull this input pin "High", then the XRT75R03D will output the line rate clock signal that has been synthesized for Channel 1, via pin 108 (DS3CLK/CLK_OUT). For example, if Channel 1 is configured to operate in the STS-1 Mode and this input pin is pulled "High", then the XRT75R03D will output a 51.84MHz clock signal via the CLK_OUT pin.





THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER REV. 1.0.4

Pin#	SIGNAL NAME	Түре	DESCRIPTION
108	DS3Clk/ CLK_OUT	I/O	DS3 Reference Clock Input/SFM Synthesizer Clock Output: The function of this chip depends upon whether or not the XRT75R03D has been configured to operate in the SFM Mode. If NOT operating in the Single-Frequency Mode If the XRT75R03D has NOT been configured to operate in the SFM Mode, and if at least one channel of the XRT75R03D is configured in the DS3 Mode, then a clock signal with a frequency of 44.736 MHz ± 20ppm must be applied to this input pin. If the XRT75R03D is not configured to operate in the SFM Mode and none of the channels are to be operated in the DS3 Mode, tie this input signal to GND. If operating in the Single-Frequency Mode If the XRT75R03D is configured to operate in the SFM Mode, and if pin 107 (E3CLK/CLKEN) is pulled to a logic "High", then the SFM Clock Synthesizer PLL generated line rate clock signal for Channel 1 will be output via this output pin. In this mode, this particular output pin can be used by the user's system as a timing source.
109	STS-1Clk/ 12M	I	STS-1 Reference Clock Input/12.288MHz SFM Reference Clock Input: The function of this pin depends upon whether or not the XRT75R03D has been configured to operate in the SFM Mode. If NOT operating in the Single-Frequency Mode If the XRT75R03D has NOT been configured to operate in the SFM Mode and if at least one channel is intended to operate in the STS-1 Mode, then the user must supply a clock signal with a frequency of 51.84MHz ± 20ppm to this input pin If the XRT75R03D is not to be operated in the SFM Mode and none of the channels are to be operated in the STS-1 Mode, tie this input signal to GND. If operating in the Single-Frequency Mode If the XRT75R03D has been configured to operate in the SFM Mode a clock signal with a frequency of 12.288MHz ± 20ppm MUST be applied to this input pin. The SFM Synthesizer will then synthesize all of the appropriate line rate frequencies (e.g., 34.368MHz for E3, 44.736MHz for DS3, and 51.84MHz for STS-1) based upon this 12.288MHz Reference Clock source.

RECEIVE LINE SIDE PINS

Pin#	SIGNAL NAME	Түре	DESCRIPTION
79	RTIP_0	I	Receive TIP Input - Channel 0:
91	RTIP_1		Receive TIP Input - Channel 1:
88	RTIP_2		Receive TIP Input - Channel 2:
			These input pins along with the corresponding RRing_n input pin function as the Receive DS3/E3/STS-1 Line input signal receiver for a given channel of the XRT75R03D.
			Connect this signal and the corresponding RRING_n input signal to a 1:1 transformer.
			Whenever the RTIP/RRING input pins are receiving a positive-polarity pulse within the incoming DS3, E3 or STS-1 line signal, then this input pin will be pulsed to a "higher-voltage" than its corresponding RRING_n input pin.
			Conversely, whenever the RTIP/RRING input pins are receiving a negative-polarity pulse within the incoming DS3, E3 or STS-1 line signal, then this input pin will be pulsed to a "lower-voltage" than its corresponding RRING_n input pin.
78	RRing_0	I	Receive Ring Input - Channel 0:
92	RRing_1		Receive Ring Input - Channel 1:
87	RRing_2		Receive Ring Input - Channel 2:
			These input pins along with the corresponding RTIP_n input pin function as the Receive DS3/E3/STS-1 Line input signal receiver for a given channel of the XRT75R03D.
			Connect this signal and the corresponding RTIP_n input signal to a 1:1 transformer.
			Whenever the RTIP/RRING input pins are receiving a positive-polarity pulse within the incoming DS3, E3 or STS-1 line signal, then this input pin will be pulsed to a "lower-voltage" than its corresponding RTIP_n input pin.
			Conversely, whenever the RTIP/RRING input pins are receiving a negative-polarity pulse within the incoming DS3, E3 or STS-1 line signal, then this input pin will be pulsed to a "higher-voltage" than its corresponding RTIP_n input pin.

THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER

GENERAL CONTROL PINS

Pin#	SIGNAL NAME	Түре	DESCRIPTION
65	SR/DR		Single-Rail/Dual-Rail Select Input - Chip Level This input pin is used to configure the XRT75R03D to operate in either the Single-Rail or Dual-Rail Mode. If the XRT75R03D is configured to operate in the Single-Rail Mode, then all of the following will happen. • All of the B3ZS/HDB3 Encoder and Decoder blocks in the XRT75R03D will be enabled. • The Transmit Section of each channel will accept all of the outbound data from the System-side Equipment via the TPDATA_n (or TxDATA_n) input pin. • The Receive Section of each channel will output all of the recovered data to the System-side Equipment via the RPOS output pin. • Each of the RNEG/LCV output pins will now function as the LCV (Line Code Violation or Excessive Zero Event) indicator output pin. If the user configures the device to operate in the Dual-Rail Mode, then all of the following will happen. • All of the B3ZS/HDB3 Encoder and Decoder blocks in the XRT75R03D will be disabled. • The Transmit Section of each channel will accept positive-polarity data via the TPDATA_n input pin, and negative-polarity data via the TNDATA_n input pin. • The Receive Section of each channel will pulse the RPOS_n output pin "High" for one period of RCLK_n for each time a positive-polarity pulse is received via the RTIP_n/RRING_n input pins • Likewise, the Receive Section of each channel will also pulse the RNEG_n output pin "High" for one period of RCLK_n for each time a negative-polarity pulse is received via the RTIP_n/RRING_n input pins. "Low" - Configures the XRT75R03D to operate in the Dual-Rail Mode. "High" - Configures the XRT75R03D to operate in the Single-Rail Mode. "High" - Configures the XRT75R03D to operate in the Single-Rail Mode. "This input pin is ignored and should be tied to GND if the XRT75R03D has been configured to operate in the Host Mode.
76 94 85	E3_0 E3_1 E3_2	I	E3 Mode Select Input - Channel 0 E3 Mode Select Input - Channel 1 E3 Mode Select Input - Channel 2 This input pin, along with the corresponding STS-1/DS3_n input pin is used the to configure a given channel within the XRT75R03D into either the DS3, E3 or STS-1 Modes. "High" - Configures the corresponding channel to operate in the E3 Mode. "Low" - Configures the corresponding channel to operate in either the DS3 or STS-1 Modes, depending upon the setting of the corresponding STS-1/DS3_n input pin. Notes: 1. This input pin is ignored and should be tied to GND if the XRT75R03D has been configured to operate in the Host Mode. 2. This input pin is internally pulled low.



GENERAL CONTROL PINS

PIN#	SIGNAL NAME	Түре			Des	SCRIPTION		
72 98 81	STS-1/DS3_0 STS-1/DS3_1 STS-1/DS3_2		STS-1/DS3 Select Input - Channel 0 STS-1/DS3 Select Input - Channel 1 STS-1/DS3 Select Input - Channel 2 This input pin, along with the corresponding E3_n input pin is used the to configure a given channel within the XRT75R03D into either the DS3, E3 or STS-1 Modes. "High" - Configures the corresponding channel to operate in the STS-1 Mode provided that the corresponding E3_n input pin is pulled "Low". "Low" - Configures the corresponding channel to operate in DS3 Mode provided that the corresponding E3_n input pin is pulled "Low". **Notes:** 1. This input pin is ignored and should be tied to GND if the XRT75R03D has been configured to operate in the Host Mode or if the corresponding E3_n input pin is pulled "High". 2. This input pin is internally pulled low. **Pameta Loop back **PLR Input** Channel 0:**					
74 96 83	RLB_0 RLB_1 RLB_2	1	Remote Loop-back - RLB Input - Channel 0: Remote Loop-back - RLB Input - Channel 1: Remote Loop-back - RLB Input - Channel 2: This input pin along with LLB_n is used to configure different Loop-Back modes. RLB_n					
			()	1	Analog Loop-Back Mode		
				1	0	Remote Loop-Back Mode		
			NOTE: This input pin is ignored and should be connected to GND if the XRT75R03D is operating in the HOST Mode.					
73 97 82	LLB_0 LLB_1 LLB_2	I	Loop-Back Select - LLB Input - Channel 0 Loop-Back Select - LLB Input - Channel 1 Loop-Back Select - LLB Input - Channel 2 Please see description above for RLB_n					
102	TEST	***	Factory Test Mo This pin must b NOTE: This inp	e conn	ected to GND f	or normal operation. ed "Low".		

XRT75R03D



THREE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCRONIZER REV. 1.0.4

GENERAL CONTROL PINS

PIN#	SIGNAL NAME	Түре	DESCRIPTION
62	ICT	I	In-Circuit Test Input: Setting this pin "Low" causes all digital and analog outputs to go into a high-impedance state to allow for in-circuit testing. For normal operation, set this pin "High". Note: This pin is internally pulled "High".
70	HOST/HW	I	HOST/Hardware Mode Select: Tie this pin "High" to configure the XRT75R03D in HOST mode. Tie this "Low" to configure in Hardware mode. When the XRT75R03D is configured in HOST mode, the states of many of the discrete input pins are controlled by internal register bits. Note: This pin is internally pulled up.

CONTROL AND ALARM INTERFACE

PIN#	SIGNAL NAME	Түре	DESCRIPTION
122	RXA	****	External Resistor of 3.01K Ω ± 1%. Should be connected between RxA and RxB for internal bias.
123	RXB	***	External Resistor of 3.01K Ω ± 1%. Should be connected between RxA and RxB for internal bias.

JITTER ATTENUATOR INTERFACE

Pin#	SIGNAL NAME	Түре		DESCRIPTION						
44	JA0	I	In Hard	litter Attenuator Select 0: n Hardware Mode, this pin along with pin 42 configures the Jitter Attenuator as shown in the table below.						
				JA0 JA1 Mode						
				0	0	FIFO Depth = 16 bits				
				0	1	FIFO Depth = 32 bits				
				1	0	SONET/SDH De-Sync Mode				
				1	1	Jitter Attenuator Disabled				
			NOTES : 1.	The setting in the XRT? This input p	75R03D.	ns applies globally to all three (3) cha should be tied to GND if the XRT75 e Host Mode.				

JITTER ATTENUATOR INTERFACE

42	JA1	I	Jitter Attenuator Select 1: Please see the Description above for JA0
43	JATx/ R x	I	Jitter Attenuator in Transmit/Receive Path Select Input: This input pin is used to configure the Jitter Attenuator to operate in either the Transmit or Receive path within each of the three (3) channels of the XRT75R03D.
			"Low" - Configures the Jitter Attenuator within each channel to operate in the Receive Path. "High" - Configures the Jitter Attenuator within each channel to operate in the Transmit Path.
			Notes:
			 The setting of this input pin applies globally to all three (3) channels of the XRT75R03D.
			This input pin is ignored and should be tied to GND if the XRT75R03D is configured to operate in the Host Mode or if the Jitter Attenuators are disabled.

Microprocessor Serial INTERFACE - (HOST MODE)

Pin#	SIGNAL NAME	Түре	DESCRIPTION
69	SDO/RxMON	I/O	Microprocessor Serial Interface - Serial Data Output: This pin serially outputs the contents of a specified on-chip Command Register during READ Operations via the Microprocessor Serial Interface. The data which is output via this pin is updated upon the falling edge of the SCLK clock signal. This output pin will be tri-stated upon completion of a given READ operation. Note: This pin functions as the RxMON input pin if the XRT75R03D has been configured to operate in the Hardware Mode.
68	SDI/RxON	I	Microprocessor Serial Interface - Serial Data Input: This input pin functions as the Serial Data Input pin for the Microprocessor Serial Interface. In particular, this input pin will accept all of the following data in a serial manner during READ and WRITE operations with the Microprocessor Serial Interface. • The READ/WRITE indicator bit. • The Address Value of the Targeted Command Register for this particular READ or WRITE operation. • The Data to be written into the targeted Command Register for a given WRITE operation. All data that is applied to this input will be sampled upon the rising edge of the SCLK input clock signal.
			Note: This input pin will function as the RxON input pin if the XRT75R03D has been configured to operate in the Hardware Mode.