



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



GENERAL DESCRIPTION

The XRT75R12D is a twelve channel fully integrated Line Interface Unit (LIU) featuring EXAR's R³ Technology (Reconfigurable, Relayless Redundancy) for E3/DS3/STS-1 applications. The LIU incorporates 12 independent Receivers, Transmitters and Jitter Attenuators in a single 420 Lead TBGA package.

Each channel of the XRT75R12D can be independently configured to operate in E3 (34.368 MHz), DS3 (44.736 MHz) or STS-1 (51.84 MHz). Each transmitter can be turned off and tri-stated for redundancy support or for conserving power.

The XRT75R12D's differential receiver provides high noise interference margin and is able to receive data over 1000 feet of cable or with up to 12 dB of cable attenuation.

The XRT75R12D incorporates an advanced crystal-less jitter attenuator per channel that can be selected either in the transmit or receive path. The jitter attenuator performance meets the ETSI TBR-24 and

Bellcore GR-499 specifications. Also, the jitter attenuators can be used for clock smoothing in SONET STS-1 to DS-3 de-mapping.


The XRT75R12D provides a Parallel Microprocessor Interface for programming and control.

The XRT75R12D supports analog, remote and digital loop-backs. The device also has a built-in Pseudo Random Binary Sequence (PRBS) generator and detector with the ability to insert and detect single bit error for diagnostic purposes.

APPLICATIONS

- E3/DS3 Access Equipment
- DSLAMs
- Digital Cross Connect Systems
- CSU/DSU Equipment
- Routers
- Fiber Optic Terminals

FIGURE 1. BLOCK DIAGRAM OF THE XRT 75R12D



ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT75R12DIB	420 Lead TBGA	-40°C to +85°C

XRT75R12D

TWELVE CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT WITH SONET DESYNCHRONIZER REV. 1.0.3

FEATURES

RECEIVER

- R³ Technology (Reconfigurable, Relayless Redundancy)
- On chip Clock and Data Recovery circuit for high input jitter tolerance
- Meets E3/DS3/STS-1 Jitter Tolerance Requirement
- Detects and Clears LOS as per G.775
- Receiver Monitor mode handles up to 20 dB flat loss with 6 dB cable attenuation
- On chip B3ZS/HDB3 encoder and decoder that can be either enabled or disabled
- On-chip clock synthesizer provides the appropriate rate clock from a single 12.288 MHz Clock
- Provides low jitter output clock

TRANSMITTER

- R³ Technology (Reconfigurable, Relayless Redundancy)
- Compliant with Bellcore GR-499, GR-253 and ANSI T1.102 Specification for transmit pulse
- Tri-state Transmit output capability for redundancy applications
- Each Transmitter can be independently turned on or off
- Transmitters provide Voltage Output Drive

JITTER ATTENUATOR

- On chip advanced crystal-less Jitter Attenuator for each channel
- Jitter Attenuator can be selected in Receive, Transmit path, or disabled
- Meets ETSI TBR 24 Jitter Transfer Requirements
- Compliant with jitter transfer template outlined in ITU G.751, G.752, G.755 and GR-499-CORE,1995 standards
- 16 or 32 bits selectable FIFO size

CONTROL AND DIAGNOSTICS

- Parallel Microprocessor Interface for control and configuration
- Supports optional internal Transmit driver monitoring

- Each channel supports Analog, Remote and Digital Loop-backs
- Single 3.3 V \pm 5% power supply
- 5 V Tolerant digital inputs
- Available in 420 pin TBGA Thermally enhanced Package
- - 40°C to 85°C Industrial Temperature Range

TRANSMIT INTERFACE CHARACTERISTICS

- Accepts either Single-Rail or Dual-Rail data from Terminal Equipment and generates a bipolar signal to the line
- Integrated Pulse Shaping Circuit
- Built-in B3ZS/HDB3 Encoder (which can be disabled)
- Accepts Transmit Clock with duty cycle of 30%-70%
- Generates pulses that comply with the ITU-T G.703 pulse template for E3 applications
- Generates pulses that comply with the DSX-3 pulse template, as specified in Bellcore GR-499-CORE and ANSI T1.102_1993
- Generates pulses that comply with the STSX-1 pulse template, as specified in Bellcore GR-253-CORE
- Transmitter can be turned off in order to support redundancy designs

RECEIVE INTERFACE CHARACTERISTICS

- Integrated Adaptive Receive Equalization (optional) for optimal Clock and Data Recovery
- Declares and Clears the LOS defect per ITU-T G.775 requirements for E3 and DS3 applications
- Meets Jitter Tolerance Requirements, as specified in ITU-T G.823_1993 for E3 Applications
- Meets Jitter Tolerance Requirements, as specified in Bellcore GR-499-CORE for DS3 Applications
- Declares Loss of Lock (LOL) Alarm
- Built-in B3ZS/HDB3 Decoder (which can be disabled)
- Recovered Data can be muted while the LOS Condition is declared
- Outputs either Single-Rail or Dual-Rail data to the Terminal Equipment

TABLE OF CONTENTS

GENERAL DESCRIPTION	1
<i>APPLICATIONS</i>	1
<i>FIGURE 1. BLOCK DIAGRAM OF THE XRT 75R12D</i>	1
ORDERING INFORMATION	1
<i>FEATURES</i>	2
<i>TRANSMIT INTERFACE CHARACTERISTICS</i>	2
<i>RECEIVE INTERFACE CHARACTERISTICS</i>	2
PIN DESCRIPTIONS (BY FUNCTION)	3
<i>SYSTEM-SIDE TRANSMIT INPUT AND TRANSMIT CONTROL PINS</i>	3
<i>SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS</i>	6
<i>RECEIVE LINE SIDE PINS</i>	8
<i>CLOCK INTERFACE</i>	9
<i>GENERAL CONTROL PINS</i>	10
<i>POWER SUPPLY PINS</i>	12
<i>GROUND PINS</i>	13
<i>TABLE 1: LIST BY PIN NUMBER</i>	14
FUNCTIONAL DESCRIPTION	18
1.0 R3 TECHNOLOGY (RECONFIGURABLE, RELAYLESS REDUNDANCY)	18
1.1 NETWORK ARCHITECTURE	18
<i>FIGURE 2. NETWORK REDUNDANCY ARCHITECTURE</i>	18
2.0 CLOCK SYNTHESIZER	19
<i>FIGURE 3. SIMPLIFIED BLOCK DIAGRAM OF THE INPUT CLOCK CIRCUITRY DRIVING THE MICROPROCESSOR</i>	19
<i>TABLE 2: REFERENCE CLOCK PERFORMANCE SPECIFICATIONS</i>	19
2.1 CLOCK DISTRIBUTION	20
<i>FIGURE 4. CLOCK DISTRIBUTION CONFIGURED IN E3 MODE WITHOUT USING SFM</i>	20
3.0 THE RECEIVER SECTION	21
<i>FIGURE 5. RECEIVE PATH BLOCK DIAGRAM</i>	21
3.1 RECEIVE LINE INTERFACE	21
<i>FIGURE 6. RECEIVE LINE INTERFACE CONNECTION</i>	21
3.2 ADAPTIVE GAIN CONTROL (AGC)	21
3.3 RECEIVE EQUALIZER	22
<i>FIGURE 7. ACG/EQUALIZER BLOCK DIAGRAM</i>	22
3.3.1 RECOMMENDATIONS FOR EQUALIZER SETTINGS	22
3.4 CLOCK AND DATA RECOVERY	22
3.4.1 DATA/CLOCK RECOVERY MODE	22
3.4.2 TRAINING MODE	22
3.5 LOS (LOSS OF SIGNAL) DETECTOR	23
3.5.1 DS3/STS-1 LOS CONDITION	23
<i>TABLE 3: THE ALOS (ANALOG LOS) DECLARATION AND CLEARANCE THRESHOLDS FOR A GIVEN SETTING OF REQEN (DS3 AND STS-1 APPLICATIONS)</i>	23
3.5.2 DISABLING ALOS/DLOS DETECTION	23
3.5.3 E3 LOS CONDITION:	23
<i>FIGURE 8. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775</i>	23
<i>FIGURE 9. LOSS OF SIGNAL DEFINITION FOR E3 AS PER ITU-T G.775</i>	24
3.5.4 INTERFERENCE TOLERANCE	24
<i>FIGURE 10. INTERFERENCE MARGIN TEST SET UP FOR DS3/STS-1</i>	24
<i>FIGURE 11. INTERFERENCE MARGIN TEST SET UP FOR E3</i>	24
<i>TABLE 4: INTERFERENCE MARGIN TEST RESULTS</i>	25
3.5.5 MUTING THE RECOVERED DATA WITH LOS CONDITION:	26
<i>FIGURE 12. RECEIVER DATA OUTPUT AND CODE VIOLATION TIMING</i>	26
3.6 B3ZS/HDB3 DECODER	26
4.0 JITTER	27
4.1 JITTER TOLERANCE	27
<i>FIGURE 13. JITTER TOLERANCE MEASUREMENTS</i>	27
4.1.1 DS3/STS-1 JITTER TOLERANCE REQUIREMENTS	27
<i>FIGURE 14. INPUT JITTER TOLERANCE FOR DS3/STS-1</i>	28
4.1.2 E3 JITTER TOLERANCE REQUIREMENTS	28
<i>FIGURE 15. INPUT JITTER TOLERANCE FOR E3</i>	28
<i>TABLE 5: JITTER AMPLITUDE VERSUS MODULATION FREQUENCY (JITTER TOLERANCE)</i>	29
4.2 JITTER TRANSFER	29

TABLE 6: JITTER TRANSFER SPECIFICATION/REFERENCES	29
4.3 JITTER ATTENUATOR	29
TABLE 7: JITTER TRANSFER PASS MASKS	30
FIGURE 16. JITTER TRANSFER REQUIREMENTS AND JITTER ATTENUATOR PERFORMANCE	30
4.3.1 JITTER GENERATION	30
5.0 DIAGNOSTIC FEATURES	31
5.1 PRBS GENERATOR AND DETECTOR	31
FIGURE 17. PRBS MODE	31
5.2 LOOPBACKS	32
5.2.1 ANALOG LOOPBACK	32
FIGURE 18. ANALOG LOOPBACK	32
5.2.2 DIGITAL LOOPBACK	33
FIGURE 19. DIGITAL LOOPBACK	33
5.2.3 REMOTE LOOPBACK	33
FIGURE 20. REMOTE LOOPBACK	33
5.3 TRANSMIT ALL ONES (TAOS)	34
FIGURE 21. TRANSMIT ALL ONES (TAOS)	34
6.0 THE TRANSMITTER SECTION	35
FIGURE 22. TRANSMIT PATH BLOCK DIAGRAM	35
FIGURE 23. TYPICAL INTERFACE BETWEEN TERMINAL EQUIPMENT AND THE XRT75R12D (DUAL-RAIL DATA)	35
FIGURE 24. TRANSMITTER TERMINAL INPUT TIMING	36
FIGURE 25. SINGLE-RAIL OR NRZ DATA FORMAT (ENCODER AND DECODER ARE ENABLED)	36
6.1 TRANSMIT CLOCK	37
6.2 B3ZS/HDB3 ENCODER	37
6.2.1 B3ZS ENCODING	37
FIGURE 27. B3ZS ENCODING FORMAT	37
6.2.2 HDB3 ENCODING	37
FIGURE 26. DUAL-RAIL DATA FORMAT (ENCODER AND DECODER ARE DISABLED)	37
FIGURE 28. HDB3 ENCODING FORMAT	38
6.3 TRANSMIT PULSE SHAPER	38
FIGURE 29. TRANSMIT PULSE SHAPE TEST CIRCUIT	38
6.3.1 GUIDELINES FOR USING TRANSMIT BUILD OUT CIRCUIT	38
6.4 E3 LINE SIDE PARAMETERS	39
FIGURE 30. PULSE MASK FOR E3 (34.368 MBITS/S) INTERFACE AS PER ITU-T G.703	39
TABLE 8: E3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS	39
FIGURE 31. BELLCORE GR-253 CORE TRANSMIT OUTPUT PULSE TEMPLATE FOR SONET STS-1 APPLICATIONS	40
TABLE 9: STS-1 PULSE MASK EQUATIONS	40
TABLE 10: STS-1 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-253)	41
FIGURE 32. TRANSMIT OUPUT PULSE TEMPLATE FOR DS3 AS PER BELLCORE GR-499	42
TABLE 11: DS3 PULSE MASK EQUATIONS	42
TABLE 12: DS3 TRANSMITTER LINE SIDE OUTPUT AND RECEIVER LINE SIDE INPUT SPECIFICATIONS (GR-499)	43
6.5 TRANSMIT DRIVE MONITOR	44
FIGURE 33. TRANSMIT DRIVER MONITOR SET-UP	44
6.6 TRANSMITTER SECTION ON/OFF	44
7.0 MICROPROCESSOR INTERFACE BLOCK	45
TABLE 13: SELECTING THE MICROPROCESSOR INTERFACE MODE	45
FIGURE 34. SIMPLIFIED BLOCK DIAGRAM OF THE MICROPROCESSOR INTERFACE BLOCK	45
7.1 THE MICROPROCESSOR INTERFACE BLOCK SIGNALS	46
TABLE 14: XRT75R12D MICROPROCESSOR INTERFACE SIGNALS	46
7.2 ASYNCHRONOUS AND SYNCHRONOUS DESCRIPTION	47
FIGURE 35. ASYNCHRONOUS μ P INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS	47
TABLE 15: ASYNCHRONOUS TIMING SPECIFICATIONS	48
FIGURE 36. SYNCHRONOUS μ P INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS	48
TABLE 16: SYNCHRONOUS TIMING SPECIFICATIONS	49
7.3 REGISTER MAP	50
TABLE 17: COMMAND REGISTER ADDRESS MAP, WITHIN THE XRT75R12D	50
THE GLOBAL/CHIP-LEVEL REGISTERS	59
TABLE 18: LIST AND ADDRESS LOCATIONS OF GLOBAL REGISTERS	59
REGISTER DESCRIPTION - GLOBAL REGISTERS	59
TABLE 19: APS/REDUNDANCY TRANSMIT CONTROL REGISTER - CR0 (ADDRESS LOCATION = 0x00)	59
TABLE 20: APS/REDUNDANCY RECIEVE CONTROL REGISTER - CR8 (ADDRESS LOCATION = 0x08)	60
TABLE 21: APS/REDUNDANCY TRANSMIT CONTROL REGISTER - CR128 (ADDRESS LOCATION = 0x80)	60
TABLE 22: APS/REDUNDANCY RECIEVE CONTROL REGISTER - CR136 (ADDRESS LOCATION = 0x88)	61
TABLE 23: CHANNEL LEVEL INTERRUPT ENABLE REGISTER - CR96 (ADDRESS LOCATION = 0x60)	62

TABLE 24: CHANNEL LEVEL INTERRUPT ENABLE REGISTER - CR224 (ADDRESS LOCATION = 0xE0).....	63
TABLE 25: CHANNEL LEVEL INTERRUPT STATUS REGISTER - CR97 (ADDRESS LOCATION = 0x61).....	64
TABLE 26: CHANNEL LEVEL INTERRUPT STATUS REGISTER - CR225 (ADDRESS LOCATION = 0xE1).....	65
TABLE 27: DEVICE/PART NUMBER REGISTER - CR110 (ADDRESS LOCATION = 0x6E).....	65
TABLE 28: CHIP REVISION NUMBER REGISTER - CR111 (ADDRESS LOCATION = 0x6F).....	66
THE PER-CHANNEL REGISTERS.....	67
REGISTER DESCRIPTION - PER CHANNEL REGISTERS.....	67
TABLE 29: XRT75R12D REGISTER MAP SHOWING INTERRUPT ENABLE REGISTERS (IER_N) (N = [0:11]).....	67
TABLE 30: SOURCE LEVEL INTERRUPT ENABLE REGISTER - CHANNEL N ADDRESS LOCATION = 0xM1.....	68
TABLE 31: XRT75R12D REGISTER MAP SHOWING INTERRUPT STATUS REGISTERS (ISR_N) (N = [0:11]).....	70
TABLE 32: XRT75R12D REGISTER MAP SHOWING ALARM STATUS REGISTERS (AS_N) (N = [0:11]).....	72
TABLE 33: XRT75R12D REGISTER MAP SHOWING TRANSMIT CONTROL REGISTERS (TC_N) (N = [0:11]).....	76
TABLE 34: XRT75R12D REGISTER MAP SHOWING RECEIVE CONTROL REGISTERS (RC_N) (N = [0:11]).....	78
TABLE 35: XRT75R12D REGISTER MAP SHOWING CHANNEL CONTROL REGISTERS (CC_N) (N = [0:11]).....	80
TABLE 36: XRT75R12D REGISTER MAP SHOWING JITTER ATTENUATOR CONTROL REGISTERS (JA_N) (N = [0:11]).....	83
TABLE 37: XRT75R12D REGISTER MAP SHOWING ERROR COUNTER MSBYTE REGISTERS (EM_N) (N = [0:11]).....	84
TABLE 38: ERROR COUNTER MSBYTE REGISTER - CHANNEL N ADDRESS LOCATION = 0xMA (M = 0-5 & 8-D).....	84
TABLE 39: XRT75R12D REGISTER MAP SHOWING ERROR COUNTER LSBYTE REGISTERS (EL_N) (N = [0:11]).....	84
TABLE 40: ERROR COUNTER LSBYTE REGISTER - CHANNEL N ADDRESS LOCATION = 0xMB (M = 0-5 & 8-D).....	85
TABLE 41: XRT75R12D REGISTER MAP SHOWING ERROR COUNTER HOLDING REGISTERS (EH_N) (N = [0:11]).....	85
TABLE 42: ERROR COUNTER HOLDING REGISTER - CHANNEL N ADDRESS LOCATION = 0xMC (M = 0-5 & 8-D).....	86
8.0 THE SONET/SDH DE-SYNC FUNCTION WITHIN THE LIU	87
8.1 BACKGROUND AND DETAILED INFORMATION - SONET DE-SYNC APPLICATIONS	87
FIGURE 37. A SIMPLE ILLUSTRATION OF A DS3 SIGNAL BEING MAPPED INTO AND TRANSPORTED OVER THE SONET NETWORK.....	88
8.2 MAPPING/DE-MAPPING JITTER/WANDER	89
8.2.1 HOW DS3 DATA IS MAPPED INTO SONET	89
FIGURE 38. A SIMPLE ILLUSTRATION OF THE SONET STS-1 FRAME.....	90
FIGURE 39. A SIMPLE ILLUSTRATION OF THE STS-1 FRAME STRUCTURE WITH THE TOH AND THE ENVELOPE CAPACITY BYTES DESIGNATED	91
FIGURE 40. THE BYTE-FORMAT OF THE TOH WITHIN AN STS-1 FRAME.....	92
FIGURE 41. THE BYTE-FORMAT OF THE TOH WITHIN AN STS-1 FRAME.....	93
FIGURE 42. ILLUSTRATION OF THE BYTE STRUCTURE OF THE STS-1 SPE.....	94
FIGURE 43. AN ILLUSTRATION OF TELCORDIA GR-253-CORE'S RECOMMENDATION ON HOW MAP DS3 DATA INTO AN STS-1 SPE.....	95
FIGURE 44. A SIMPLIFIED "BIT-ORIENTED" VERSION OF TELCORDIA GR-253-CORE'S RECOMMENDATION ON HOW TO MAP DS3 DATA INTO AN	95
STS-1 SPE.....	96
8.2.2 DS3 FREQUENCY OFFSETS AND THE USE OF THE "STUFF OPPORTUNITY" BITS.....	96
FIGURE 45. A SIMPLE ILLUSTRATION OF A DS3 DATA-STREAM BEING MAPPED INTO AN STS-1 SPE, VIA A PTE.....	97
FIGURE 46. AN ILLUSTRATION OF THE STS-1 SPE TRAFFIC THAT WILL BE GENERATED BY THE "SOURCE" PTE, WHEN MAPPING IN A DS3 SIGNAL	99
THAT HAS A BIT RATE OF 44.736MBPS + 1PPM, INTO AN STS-1 SIGNAL.....	99
FIGURE 47. AN ILLUSTRATION OF THE STS-1 SPE TRAFFIC THAT WILL BE GENERATED BY THE SOURCE PTE, WHEN MAPPING A DS3 SIGNAL	100
THAT HAS A BIT RATE OF 44.736MBPS - 1PPM, INTO AN STS-1 SIGNAL.....	100
8.3 JITTER/WANDER DUE TO POINTER ADJUSTMENTS	101
8.3.1 THE CONCEPT OF AN STS-1 SPE POINTER.....	101
FIGURE 48. AN ILLUSTRATION OF AN STS-1 SPE STRADDLING ACROSS TWO CONSECUTIVE STS-1 FRAMES.....	101
FIGURE 49. THE BIT-FORMAT OF THE 16-BIT WORD (CONSISTING OF THE H1 AND H2 BYTES) WITH THE 10 BITS, REFLECTING THE LOCATION OF	102
THE J1 BYTE, DESIGNATED.....	102
FIGURE 50. THE RELATIONSHIP BETWEEN THE CONTENTS OF THE "POINTER BITS" (E.G., THE 10-BIT EXPRESSION WITHIN THE H1 AND H2 BYTES)	102
AND THE LOCATION OF THE J1 BYTE WITHIN THE ENVELOPE CAPACITY OF AN STS-1 FRAME.....	102
8.3.2 POINTER ADJUSTMENTS WITHIN THE SONET NETWORK.....	103
8.3.3 CAUSES OF POINTER ADJUSTMENTS.....	103
FIGURE 51. AN ILLUSTRATION OF AN STS-1 SIGNAL BEING PROCESSED VIA A SLIP BUFFER.....	104
FIGURE 52. AN ILLUSTRATION OF THE BIT FORMAT WITHIN THE 16-BIT WORD (CONSISTING OF THE H1 AND H2 BYTES) WITH THE "I" BITS DES-	105
IGNATED.....	105
FIGURE 53. AN ILLUSTRATION OF THE BIT-FORMAT WITHIN THE 16-BIT WORD (CONSISTING OF THE H1 AND H2 BYTES) WITH THE "D" BITS DES-	106
IGNATED.....	106
8.3.4 WHY ARE WE TALKING ABOUT POINTER ADJUSTMENTS?	107
8.4 CLOCK GAPPING JITTER	107
FIGURE 54. ILLUSTRATION OF THE TYPICAL APPLICATIONS FOR THE LIU IN A SONET DE-SYNC APPLICATION.....	107
8.5 A REVIEW OF THE CATEGORY I INTRINSIC JITTER REQUIREMENTS (PER TELCORDIA GR-253-CORE)	108
FOR DS3 APPLICATIONS	108
TABLE 43: SUMMARY OF "CATEGORY I INTRINSIC JITTER REQUIREMENT PER TELCORDIA GR-253-CORE, FOR DS3 APPLICATIONS.....	108
8.5.1 DS3 DE-MAPPING JITTER.....	109
8.5.2 SINGLE POINTER ADJUSTMENT	109
FIGURE 55. ILLUSTRATION OF SINGLE POINTER ADJUSTMENT SCENARIO.....	109
8.5.3 POINTER BURST.....	110

FIGURE 56. ILLUSTRATION OF BURST OF POINTER ADJUSTMENT SCENARIO	110
8.5.4 PHASE TRANSIENTS	110
FIGURE 57. ILLUSTRATION OF "PHASE-TRANSIENT" POINTER ADJUSTMENT SCENARIO.....	110
8.5.5 87-3 PATTERN	111
FIGURE 58. AN ILLUSTRATION OF THE 87-3 CONTINUOUS POINTER ADJUSTMENT PATTERN.....	111
8.5.6 87-3 ADD	111
FIGURE 59. ILLUSTRATION OF THE 87-3 ADD POINTER ADJUSTMENT PATTERN.....	112
8.5.7 87-3 CANCEL	112
FIGURE 60. ILLUSTRATION OF 87-3 CANCEL POINTER ADJUSTMENT SCENARIO	112
8.5.8 CONTINUOUS PATTERN	113
FIGURE 61. ILLUSTRATION OF CONTINUOUS PERIODIC POINTER ADJUSTMENT SCENARIO	113
8.5.9 CONTINUOUS ADD	113
FIGURE 62. ILLUSTRATION OF CONTINUOUS-ADD POINTER ADJUSTMENT SCENARIO.....	114
8.5.10 CONTINUOUS CANCEL	114
FIGURE 63. ILLUSTRATION OF CONTINUOUS-CANCEL POINTER ADJUSTMENT SCENARIO	114
8.6 A REVIEW OF THE DS3 WANDER REQUIREMENTS PER ANSI T1.105.03B-1997.	115
8.7 A REVIEW OF THE INTRINSIC JITTER AND WANDER CAPABILITIES OF THE LIU IN A TYPICAL SYSTEM APPLICATION	115
8.7.1 INTRINSIC JITTER TEST RESULTS	115
TABLE 44: SUMMARY OF "CATEGORY I INTRINSIC JITTER TEST RESULTS" FOR SONET/DS3 APPLICATIONS	115
8.7.2 WANDER MEASUREMENT TEST RESULTS	116
8.8 DESIGNING WITH THE LIU	116
8.8.1 HOW TO DESIGN AND CONFIGURE THE LIU TO PERMIT A SYSTEM TO MEET THE ABOVE-MENTIONED INTRINSIC JITTER AND WANDER REQUIREMENTS	116
FIGURE 64. ILLUSTRATION OF THE LIU BEING CONNECTED TO A MAPPER IC FOR SONET DE-SYNC APPLICATIONS	116
TABLE 45: CHANNEL CONTROL REGISTER - CHANNEL N, ADDRESS LOCATION; 0XM6 (M = 0-5 & 8-D) (N = [0:11])	117
TABLE 46: CHANNEL CONTROL REGISTER - CHANNEL N, ADDRESS LOCATION; 0XM6 (M = 0-5 & 8-D) (N = [0:11])	117
TABLE 47: JITTER ATTENUATOR CONTROL REGISTER - CHANNEL N, ADDRESS LOCATION; 0XM7.....	118
TABLE 48: JITTER ATTENUATOR CONTROL REGISTER - CHANNEL N, ADDRESS LOCATION; 0XM7.....	118
TABLE 49: JITTER ATTENUATOR CONTROL REGISTER - CHANNEL N, ADDRESS LOCATION; 0XM7.....	119
8.8.2 RECOMMENDATIONS ON PRE-PROCESSING THE GAPPED CLOCKS (FROM THE MAPPER/ASIC DEVICE) PRIOR TO ROUTING THIS DS3 CLOCK AND DATA-SIGNALS TO THE TRANSMIT INPUTS OF THE LIU	119
FIGURE 65. ILLUSTRATION OF MINOR PATTERN P1.....	120
FIGURE 66. ILLUSTRATION OF MINOR PATTERN P2.....	120
FIGURE 67. ILLUSTRATION OF PROCEDURE WHICH IS USED TO SYNTHESIZE MAJOR PATTERN A.....	121
FIGURE 68. ILLUSTRATION OF MINOR PATTERN P3.....	121
FIGURE 69. ILLUSTRATION OF PROCEDURE WHICH IS USED TO SYNTHESIZE PATTERN B.....	122
FIGURE 70. ILLUSTRATION OF THE SUPER PATTERN WHICH IS OUTPUT VIA THE "OC-N TO DS3" MAPPER IC	122
FIGURE 71. SIMPLE ILLUSTRATION OF THE LIU BEING USED IN A SONET DE-SYNCHRONIZER" APPLICATION.....	123
8.8.3 HOW DOES THE LIU PERMIT THE USER TO COMPLY WITH THE SONET APS RECOVERY TIME REQUIREMENTS OF 50MS (PER TELCORDIA GR-253-CORE)?	123
TABLE 50: MEASURED APS RECOVERY TIME AS A FUNCTION OF DS3 PPM OFFSET	123
TABLE 51: JITTER ATTENUATOR CONTROL REGISTER - CHANNEL N, ADDRESS LOCATION; 0XM7.....	124
8.8.4 HOW SHOULD ONE CONFIGURE THE LIU, IF ONE NEEDS TO SUPPORT "DAISY-CHAIN" TESTING AT THE END CUSTOMER'S SITE?	124
TABLE 52: JITTER ATTENUATOR CONTROL REGISTER - CHANNEL N, ADDRESS LOCATION; 0XM7.....	125
9.0 ELECTRICAL CHARACTERISTICS	126
TABLE 53: ABSOLUTE MAXIMUM RATINGS	126
TABLE 54: DC ELECTRICAL CHARACTERISTICS:.....	126
ORDERING INFORMATION	128
PACKAGE DIMENSIONS -	128
REVISION HISTORY	129

PIN DESCRIPTIONS (BY FUNCTION)
SYSTEM-SIDE TRANSMIT INPUT AND TRANSMIT CONTROL PINS

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
P4	TxON	I	<p>Transmit On/Off Input</p> <p>Upon power up, the transmitters are powered on. Turning the transmitters On or Off is selected through the microprocessor interface by programming the appropriate channel register if this pin is pulled "High". If the TxON pin is pulled "Low", all 12 transmitters are powered off.</p> <p>NOTE: TxON is ideal for redundancy applications. See the R³ Technology section of this datasheet for more details. Internally pulled "High".</p>
F22 AA22 H22 Y23 G26 AA25 G1 AA2 H5 Y4 F5 AA5	TxCLK0 TxCLK1 TxCLK2 TxCLK3 TxCLK4 TxCLK5 TxCLK6 TxCLK7 TxCLK8 TxCLK9 TxCLK10 TxCLK11	I	<p>Transmit Clock Input</p> <p>These input pins have three functions:</p> <ul style="list-style-type: none"> • They function as the timing source for the Transmit Section of the corresponding channel within the XRT75R12D. • They are used by the Transmit Section of the LIU IC to sample the corresponding TxPOS_n and TxNEG_n input pins. • They are used to clock the PRBS generator <p>NOTE: The user is expected to supply a 44.736MHz ± 20ppm clock signal (for DS3 applications), 34.368MHz ± 20 ppm clock signal (for E3 applications) or a 51.84MHz ± 4.6ppm clock signal (for STS-1, Stratum 3E or better applications).</p>
E23 AB24 J22 AA23 G25 AA26 G2 AA1 J5 AA4 E4 AB3	TxPOS0 TxPOS1 TxPOS2 TxPOS3 TxPOS4 TxPOS5 TxPOS6 TxPOS7 TxPOS8 TxPOS9 TxPOS10 TxPOS11	I	<p>Transmit Positive Data Input</p> <p>The function of these digital input pins depends upon whether the corresponding channel has been configured to operate in the Single-Rail or Dual-Rail Mode.</p> <p>Single Rail Mode - Transmit Data Input</p> <p>Operating in the Single-Rail Mode; all transmit input data will be serially applied to this input pin. This signal will be latched into the Transmit Section circuitry on the active edge of the TxCLK_n signal.</p> <p>The Transmit Section of the LIU IC will then encode this data into either the B3ZS line code (for DS3 and STS-1 applications) or the HDB3 line code (for E3 applications).</p> <p>Dual Rail Mode - Transmit Positive Data Input</p> <p>In the Dual-Rail Mode, the user should apply a pulse to this input pin when a positive-polarity pulse is to be transmitted onto the line. This signal will be latched into the Transmit Section circuitry upon the active edge of the TxCLK_n signal.</p> <p>The Transmit Section of the LIU IC will NOT encode this data into either the B3ZS or HDB3 line codes. If the user configures the LIU IC to operate in the Dual-Rail Mode, B3ZS/HDB3 encoding must have already been done prior to this input.</p>

SYSTEM-SIDE TRANSMIT INPUT AND TRANSMIT CONTROL PINS

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
C25 AB25 H23 W23 H24 Y26 H3 Y1 H4 W4 C2 AB2	TxNEG0 TxNEG1 TxNEG2 TxNEG3 TxNEG4 TxNEG5 TxNEG6 TxNEG7 TxNEG8 TxNEG9 TxNEG10 TxNEG11	I	<p>Transmit Negative Data Input</p> <p>When a Channel has been configured to operate in the Dual-Rail Mode, the user should apply a pulse to this input pin anytime the Transmit Section of the LIU IC to generate a negative-polarity pulse onto the line. This signal will be latched into the Transmit Section circuitry upon the active edge of the TxCLK_n signal.</p> <p>NOTE: <i>In the Single-Rail Mode, this input pin has no function, and should be tied to GND.</i></p>
B24 AE24 C20 AD20 C16 AD16 C11 AD11 C7 AD7 C3 AD3	TTip0 TTip1 TTip2 TTip3 TTip4 TTip5 TTip6 TTip7 TTip8 TTip9 TTip10 TTip11	O	<p>Transmit TTIP Output - Positive Polarity Signal</p> <p>These output pins along with the corresponding TRING_n output pins, function as the Transmit DS3/E3/STS-1 Line output signal drivers for a given channel of the XRT75R12D.</p> <p>Connect this signal and the corresponding TRING_n output signal to a 1:1 transformer.</p> <p>Whenever the Transmit Section of the Channel generates and transmits a positive-polarity pulse onto the line, this output pin will be pulsed to a high voltage than its corresponding TRING_n output pins.</p> <p>Conversely, whenever the Transmit Section of the Channel generates and transmit a negative-polarity pulse onto the line, this output pin will be pulsed to a lower voltage than its corresponding TRING_n output pin.</p> <p>NOTE: <i>This output pin will be tri-stated whenever the TxON input pin or bit-field is set to "0".</i></p>
C24 AD24 B20 AE20 B16 AE16 B11 AE11 B7 AE7 B3 AE3	TRing0 TRing1 TRing2 TRing3 TRing4 TRing5 TRing6 TRing7 TRing8 TRing9 TRing10 TRing11	O	<p>Transmit Ring Output - Negative Polarity Signal</p> <p>These output pins along with the corresponding TTIP_n output pins, function as the Transmit DS3/E3/STS-1 Line output signal drivers for a given channel, within the XRT75R12D.</p> <p>Connect this signal and the corresponding TTIP_n output signal to a 1:1 transformer.</p> <p>Whenever the Transmit Section of the Channel generates and transmits a positive-polarity pulse onto the line, this output pin will be pulsed to a lower voltage than its corresponding TTIP_n output pin.</p> <p>Conversely, whenever the Transmit Section of the Channel generates and transmit a negative-polarity pulse onto the line, this output pin will be pulsed to a higher voltage than its corresponding TTIP_n output pin.</p> <p>NOTE: <i>This output pin will be tri-stated whenever the TxON input pin or bit-field is set to "0".</i></p>

SYSTEM-SIDE TRANSMIT INPUT AND TRANSMIT CONTROL PINS

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
C23 AD23 D19 AC19 D15 AC15 E11 AB11 E8 AB8 C4 AD4	MTip0 MTip1 MTip2 MTip3 MTip4 MTip5 MTip6 MTip7 MTip8 MTip9 MTip10 MTip11	I	<p>Monitor Tip Input - Positive Polarity Signal</p> <p>These input pins along with MRing_n function as the Transmit Drive Monitor Output (DMO) input monitoring pins. (1) To monitor the Transmit Output line signal and (2) to perform this monitoring externally, then this pin MUST be connected to the corresponding TTIP_n output pin via a 270W series resistor. Similarly, the MRING_n input pin MUST also be connected to its corresponding TRING_n output pin via a 270W series resistor.</p> <p>The MTIP_n and MRING_n input pins will continuously monitor the Transmit Output line signal via the TTIP_n and TRING_n output pins for bipolar activity. If these pins do not detect any bipolar activity for 128 bit periods, then the Transmit Drive Monitor circuit will drive the corresponding DMO_n output pin "High" in order to denote a possible fault condition in the Transmit Output Line signal path.</p> <p><i>NOTE: These input pins are inactive if the user chooses to internally monitor the Transmit Output line signal.</i></p>
D23 AC23 E19 AB19 E16 AB16 D10 AC10 D8 AC8 D4 AC4	MRing0 MRing1 MRing2 MRing3 MRing4 MRing5 MRing6 MRing7 MRing8 MRing9 MRing10 MRing11	I	<p>Monitor Ring Input</p> <p>These input pins along with MTIP_n function as the Transmit Drive Monitor Output (DMO) input monitoring pins. (1) To monitor the Transmit Output line signal and (2) to perform this monitoring externally, then this input pin MUST be connected to the corresponding TRING_n output pin via a 270W series resistor. Similarly, the MTIP_n input pin MUST be connected to its corresponding TTIP_n output pin via a 270W series resistor.</p> <p>The MTIP_n and MRING_n input pins will continuously monitor the Transmit Output line signal via the TTIP_n and TRING_n output pins for bipolar activity. If these pins do not detect any bipolar activity for 128 bit periods, then the Transmit Drive Monitor circuit will drive the corresponding DMO_n output pin "High" to indicate a possible fault condition in the Transmit Output Line signal path.</p> <p><i>NOTE: These input pins are inactive if the user chooses to internally monitor the Transmit Output line signal.</i></p>
N3 N4 N5 N1 M1 L2 M2 M3 M4 M5 K2 J1	DMO0 DMO1 DMO2 DMO3 DMO4 DMO5 DMO6 DMO7 DMO8 DMO9 DMO10 DMO11	O	<p>Drive Monitor Output</p> <p>These output signals are used to indicate a fault condition within the Transmit Output signal path.</p> <p>This output pin will toggle "High" anytime the Transmit Drive Monitor circuitry either, via the corresponding MTIP and MRING input pins or internally, detects no bipolar pulses via the Transmit Output line signal (e.g., via the TTIP_m and TRING_m output pins) for 128 bit-periods.</p> <p>This output pin will be driven "Low" anytime the Transmit Drive Monitor circuitry has detected at least one bipolar pulse via the Transmit Output line signal within the last 128 bit periods.</p>

SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
D25 AD25 G23 AA24 J24 U24 J3 U3 G4 AA3 D2 AD2	RLOS0 RLOS1 RLOS2 RLOS3 RLOS4 RLOS5 RLOS6 RLOS7 RLOS8 RLOS9 RLOS10 RLOS11	○	<p>Receive Loss of Signal Output Indicator</p> <p>This output pin indicates Loss of Signal (LOS) Defect condition for the corresponding channel.</p> <p>"Low" - Indicates that the corresponding Channel is NOT currently declaring the LOS defect condition.</p> <p>"High" - Indicates that the corresponding Channel is currently declaring the LOS defect condition.</p>
G22 AB26 K22 U22 L24 W25 L3 W2 K5 U5 G5 AB1	RLOL0 RLOL1 RLOL2 RLOL3 RLOL4 RLOL5 RLOL6 RLOL7 RLOL8 RLOL9 RLOL10 RLOL11	○	<p>Receive Loss of Lock Output Indicator</p> <p>This output pin indicates Loss of Lock (LOL) condition for the corresponding channel.</p> <p>"Low" - Indicates that the corresponding Channel is NOT declaring the LOL condition.</p> <p>"High" - Indicates that the corresponding Channel is currently declaring the LOL condition.</p> <p>NOTE: <i>The Receive Section of a given channel will declare the LOL condition anytime the frequency of the Recovered Clock (RCLK) signal differs from that of the reference clock programmed for that channel by 0.5% or more.</i></p>
E25 AD26 G24 Y24 L22 T22 L5 T5 G3 Y3 E2 AD1	RxPOS0 RxPOS1 RxPOS2 RxPOS3 RxPOS4 RxPOS5 RxPOS6 RxPOS7 RxPOS8 RxPOS9 RxPOS10 RxPOS11	○	<p>Receive Positive Data Output</p> <p>The function of these output pins depends upon whether the channel has been configured to operate in the Single-Rail or Dual-Rail Mode.</p> <p>Dual-Rail Mode - Receive Positive Polarity Data Output</p> <p>If the channel has been configured to operate in the Dual-Rail Mode, then all positive-polarity data will be output via this pin. The negative-polarity data will be output via the corresponding RxNEG_n pin. In other words, the Receive Section of the corresponding Channel will pulse this output pin "High" for one period of RCLK_n anytime it receives a positive-polarity pulse via the RTIP/RRING input pins.</p> <p>The data output via this pin is updated upon the active edge of RxCLK_n output clock signal.</p> <p>Single-Rail Mode - Receive Data Output</p> <p>In the Single-Rail Mode, all Receive (or Recovered) data will be output via this pin.</p> <p>The data output via this pin is updated upon the active edge of RxCLK_n output clock signal.</p>

SYSTEM-SIDE RECEIVE OUTPUT AND RECEIVE CONTROL PINS

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
F23 AC26 F24 U23 L23 T24 L4 T3 F3 U4 F4 AC1	RxNEG/LCV0 RxNEG/LCV1 RxNEG/LCV2 RxNEG/LCV3 RxNEG/LCV4 RxNEG/LCV5 RxNEG/LCV6 RxNEG/LCV7 RxNEG/LCV8 RxNEG/LCV9 RxNEG/LCV10 RxNEG/LCV11	○	<p>Receive Negative Data Output/Line Code Violation</p> <p>The function of these pins depends on whether the XRT75R12D is configured in Single Rail or Dual Rail mode.</p> <p>Dual-Rail Mode - Receive Negative Polarity Data Output</p> <p>In the Dual-Rail Mode, all negative-polarity data will be output via this pin. The positive-polarity data will be output via the corresponding RxPOS_n output pin. In other words, the Receive Section of the corresponding Channel will pulse this output pin "High" for one period of RxCLK_n anytime it receives a negative-polarity pulse via the RTIP/RRING input pins.</p> <p>The data output via this pin is updated upon the active edge of the RCLK_n output clock signal.</p> <p>Single-Rail Mode - Line Code Violation Indicator Output</p> <p>In the Single-Rail Mode, this output pin will function as the Line Code Violation indicator output.</p> <p>In this configuration, the Receive Section of the Channel will pulse this output pin "High" for at least one RCLK period whenever it detects either an LCV (Line Code Violation) or an EXZ (Excessive Zero Event).</p> <p>The data that is output via this pin is updated upon the active edge of the RCLK_n output clock signal.</p>
E24 AC25 J23 V23 K24 T23 K3 T4 J4 V4 E3 AC2	RxCLK0 RxCLK1 RxCLK2 RxCLK3 RxCLK4 RxCLK5 RxCLK6 RxCLK7 RxCLK8 RxCLK9 RxCLK10 RxCLK11	○	<p>Receive Clock Output</p> <p>This output pin functions as the Receive or recovered clock signal. All Receive (or recovered) data will output via the RxPOS_n and RxNEG_n outputs upon the active edge of this clock signal.</p> <p>Additionally, if the device/channel has been configured to operate in the Single-Rail Mode, then the RNEG_n/LCV_n output pins will also be updated upon the active edge of this clock signal.</p>

RECEIVE LINE SIDE PINS

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
B22 AE22 B18 AE18 A14 AF14 D13 AC13 B9 AE9 B5 AE5	RTip0 RTip1 RTip2 RTip3 RTip4 RTip5 RTip6 RTip7 RTip8 RTip9 RTip10 RTip11	I	<p>Receive TIP Input</p> <p>These input pins along with the corresponding RRing_n input pin function as the Receive DS3/E3/STS-1 Line input signal for a given channel of the XRT75R12D.</p> <p>Connect this signal and the corresponding RRING_n input signal to a 1:1 transformer.</p> <p>Whenever the RTIP/RRING input pins are receiving a positive-polarity pulse within the incoming DS3, E3 or STS-1 line signal, this input pin will be pulsed to a higher voltage than its corresponding RRING_n input pin.</p> <p>Conversely, whenever the RTIP/RRING input pins are receiving a negative-polarity pulse within the incoming DS3, E3 or STS-1 line signal, this input pin will be pulsed to a lower voltage than its corresponding RRING_n input pin.</p>
C22 AD22 C18 AD18 B14 AE14 C13 AD13 C9 AD9 C5 AD5	RRing0 RRing1 RRing2 RRing3 RRing4 RRing5 RRing6 RRing7 RRing8 RRing9 RRing10 RRing11	I	<p>Receive Ring Input</p> <p>These input pins along with the corresponding RTIP_n input pin function as the Receive DS3/E3/STS-1 Line input signal for a given channel of the XRT75R12D.</p> <p>Connect this signal and the corresponding RTIP_n input signal to a 1:1 transformer. (See Figure 6)</p> <p>Whenever the RTIP/RRING input pins are receiving a positive-polarity pulse within the incoming DS3, E3 or STS-1 line signal, then this input pin will be pulsed to a lower voltage than its corresponding RTIP_n input pin.</p> <p>Conversely, whenever the RTIP/RRING input pins are receiving a negative-polarity pulse within the incoming DS3, E3 or STS-1 line signal, then this input pin will be pulsed to a higher voltage than its corresponding RTIP_n input pin.</p>

CLOCK INTERFACE

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
R5	SFM_EN	I	<p>Single Frequency Mode Enable</p> <p>This input pin is used to configure the XRT75R12D to operate in the SFM (Single Frequency Mode).</p> <p>When this feature is invoked, the SFM Synthesizer will become active. By applying a 12.288MHz clock signal to the STS-1Clk/12M pin, the XRT75R12D will generate all of the appropriate clock signals (e.g., 34.368MHz, 44.736MHz or 51.84). The XRT75R12D internal circuitry will route each of these synthesized clock signals to the appropriate nodes of the corresponding channels in the XRT75R12D.</p> <p>"Low" - Disables the Single Frequency Mode. In this setting, the user is required to supply to the E3CLK, DS3CLK or STS-1CLK input pins all of the relevant clock signals that are to be used within the chip.</p> <p>"High" - Enables the Single-Frequency Mode.</p> <p>NOTE: This input pin is internally pulled low.</p>
R1	E3Clk	I	<p>E3 Clock Input (34.368 MHz ± 20 ppm)</p> <p>If any one of the channels is configured in E3 mode, a reference clock of 34.368 MHz ± 20 ppm is applied to this input pin. If the LIU is used in E3 mode only, this pin must be connected to the DS3Clk input pin to have access to the internal microprocessor.</p> <p>NOTE: SFM mode negates the need for this clock</p>
T1	DS3Clk	I	<p>DS3 Clock Input (44.736 MHz ± 20 ppm)</p> <p>If any one of the channels is configured in DS3 mode, a reference clock of 44.736 MHz ± 20 ppm is applied to this input pin.</p> <p>NOTE: SFM mode negates the need for this clock</p>
U1	STS-1Clk/12M	I	<p>STS-1 Clock Input (51.84 MHz ± 20 ppm)</p> <p>If any one of the channels is configured in STS-1 mode, a reference clock of 51.84MHz ± 20 ppm is applied to this input pin. If the LIU is used in STS-1 mode only, this pin must be connected to the DS3Clk input pin to have access to the internal microprocessor.</p> <p>Single Frequency Mode Clock Input (12.288MHz ± 20 ppm)</p> <p>In Single Frequency Mode, a reference clock of 12.288 MHz ± 20 ppm is connected to this pin and the internal clock synthesizer generates the appropriate clock frequencies based on the configuration of the rates (E3, DS3 or STS-1).</p>
C26 W22 K23 W24 J25 V25 J2 V2 K4 W3 C1 W5	CLKOUT0 CLKOUT1 CLKOUT2 CLKOUT3 CLKOUT4 CLKOUT5 CLKOUT6 CLKOUT7 CLKOUT8 CLKOUT9 CLKOUT10 CLKOUT11	O	<p>Reference Clock Out</p> <p>A reference clock pin is provided for each channel that will supply a precise data rate frequency derived from either the Clock input pin (E3Clk, DS3Clk, or STS-1Clk) or the 12.288MHz input in SFM mode. This frequency will be as stable as the original source. It is designed to provide the attached framer with its appropriate reference clock.</p>

GENERAL CONTROL PINS

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
P3	TEST	****	Factory Test Mode Input Pin This pin must be connected to GND for normal operation. <i>NOTE: This input pin is internally pulled "Low".</i>
AE25	TRST	I	Test Reset Test Boundary Scan
AB23	TMS	I	Test Mode Select Test Boundary Scan
AB5	TCK	I	Test Clock Test Boundary Scan
AB4	TDI	I	Test Data Input Test Boundary Scan
AE2	TDO	O	Test Data Output Test Boundary Scan

MICROPROCESSOR PARALLEL INTERFACE -

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
J26	Pmode	I	This pin controls the Microprocessor Parallel Interface mode. "High" sets a Synchronous clocked interface mode with a clock from the Host. "Low" sets an Asynchronous mode where a clock internal to the XRT75R12D will time the operations.
P24	PCLK	I	High speed clock supplied by the Host to provide timing in the Synchronous Interface mode. This signal must be a square-wave.
N24	$\overline{\text{CS}}$	I	Chip Select Input (active low) Initiates a read or write operation. When "High", no parallel communication is active between the LIU and the Host.
N22	$\overline{\text{WR}}$	I	Write Input (active low) Enables the Host to write data D[7:0] into the LIU register space at address Addr[7:0].
N23	$\overline{\text{RD}}$	I	Read Input (active low) Commands the LIU to transfer the contents of a register specified by Addr[7:0] to the Host.
N25	$\overline{\text{RDY}}$	O	Ready Line Output (active low) Provides a handshake between the LIU and the Host that communicates when an operation has been completed. <i>NOTE: This pin must be pulled "High" with a $3k\Omega \pm 1\%$ resistor.</i>

MICROPROCESSOR PARALLEL INTERFACE -

PIN #	SIGNAL NAME	TYPE	DESCRIPTION
K25 M22 M23 M24 K26 L26 M26 N26	Addr0 Addr1 Addr2 Addr3 Addr4 Addr5 Addr6 Addr7	I	An eight bit direct address bus that specifies the source/destination register for a Read or Write operation.
P22 R26 T26 U26 R25 R24 R23 R22	D0 D1 D2 D3 D4 D5 D6 D7	I/O	An eight bit bi-directional data bus that provides the data into the LIU for a Write operation or the data out to the Host for a Read operation.
P26	$\overline{\text{INT}}$	O	<p>Interrupt Active Output (active low)</p> <p>Normally, this output pin will be pulled "High". However, if the user enables interrupts within the LIU, and if those conditions occur, the XRT75R12D will signal an interrupt from the Microprocessor by pulling this output pin "Low". The Host Microprocessor must ascertain the source of the interrupt and service it. Reading the source of the interrupt will clear the flag and the INT pin will go back high unless another interrupt has gone active.</p> <p>NOTES:</p> <ol style="list-style-type: none"> This pin will remain "Low" until the Interrupt has been serviced. This pin must be pulled "High" with a $3k\Omega \pm 1\%$ resistor.
N2	$\overline{\text{RESET}}$	I	<p>RESET Input</p> <p>Pulsing this input "Low" causes the XRT75R12D to reset the contents of the on-chip Command Registers to their default values. As a consequence, the XRT75R12D will then also be operating in its default condition. For normal operation this input pin should be at a logic "High".</p> <p>NOTE: This input pin is internally pulled high.</p>

POWER SUPPLY PINS

PIN NAME	PIN NUMBERS	DESCRIPTION
RVDD0 RVDD1 RVDD2 RVDD3 RVDD4 RVDD5 RVDD6 RVDD7 RVDD8 RVDD9 RVDD10 RVDD11	D22 AC22 D18 AC18 E15 AB15 E12 AB12 A9 AF9 D5 AC5	Receive Analog Power Supply (3.3V ±5%) RVDD should not be shared with other power supplies. It is recommended that RVDD be isolated from the digital power supply DVDD and the analog power supply TVDD. For best results, use an internal power plane for isolation. If an internal power plane is not available, a ferrite bead can be used. Each power supply pin should be bypassed to ground through an external 0.1µF capacitor.
TVDD0 TVDD1 TVDD2 TVDD3 TVDD4 TVDD5 TVDD6 TVDD7 TVDD8 TVDD9 TVDD10 TVDD11	B23 AE23 B19 AE19 B15 AE15 B10 AE10 A6 AF6 B4 AE4	Transmit Analog Power Supply (3.3V ±5%) TVDD can be shared with DVDD. However, it is recommended that TVDD be isolated from the analog power supply RVDD. For best results, use an internal power plane for isolation. If an internal power plane is not available, a ferrite bead can be used. Each power supply pin should be bypassed to ground through an external 0.1µF capacitor.
AVDD	M25, T25, AB21, AB18, AF13, AF12, AB9, AB6, R4, K1, E6, E9, A12, A13, E18, E21,	Analog Power Supply (3.3V ±5%) AVDD should be isolated from the digital power supplies. For best results, use an internal power plane for isolation. If an internal power plane is not available, a ferrite bead can be used. Each power supply pin should be bypassed to ground through at least one 0.1µF capacitor.
DVDD	D26, F25, H25, P25, W26, V24, Y22, AF21, AF20, AF17, AF16, AD14, AD12, AF11, AF8, AF7, AF24, AD6, AF3, Y5, V3, W1, P5, P2, H2, F2, D1, C6, A7, A3, A8, A11, C12, C14, A16, A17, A20, A21, A24	Digital Power Supply (3.3V ±5%) DVDD should be isolated from the analog power supplies. For best results, use an internal power plane for isolation. If an internal power plane is not available, a ferrite bead can be used. Every two DVDD power supply pins should be bypassed to ground through at least one 0.1µF capacitor.

GROUND PINS

PIN NAME	PIN NUMBERS	DESCRIPTION
RGND0 RGND1 RGND2 RGND3 RGND4 RGND5 RGND6 RGND7 RGND8 RGND9 RGND10 RGND11	A22 AF22 A18 AF18 E14 AB14 E13 AB13 D9 AC9 A5 AF5	Receive Analog Ground It's recommended that all ground pins of this device be tied together.
TGND0 TGND1 TGND2 TGND3 TGND4 TGND5 TGND6 TGND7 TGND8 TGND9 TGND10 TGND11	A23 AF23 A19 AF19 A15 AF15 A10 AF10 B6 AE6 A4 AF4	Transmit Analog Ground It's recommended that all ground pins of this device be tied together.
AGND	A1, A2, A25, A26, B1, B2, B25, B26, C8, C10, C17, C19, C21, D17, D21, E5, E22, L25, U25, AB22, AB20, AB17, AB10, AB7, R3, L1, E7, E10, B12, B13, E17, E20, T2, U2, AC17, AC21, AD8, AD10, AD15, AD17, AD19, AD21, AE1, AE26, AE12, AE13, AF1, AF2, AF25, AF26, C15	Analog Ground It's recommended that all ground pins of this device be tied together.
DGND	E26, F26, H26, P23, , V26, Y25, V22, AC24, AC20, AC16, AC14, AC12, AC11, AE8, AE17, AE21, AC7, AC6, AC3, V5, Y2, V1, R2, P1, H1, F1, E1, D3, D7, B8, D6, D11, D12, D14, D16, B17, D20, B21, D24	Digital Ground It's recommended that all ground pins of this device be tied together.

TABLE 1: LIST BY PIN NUMBER

PIN	PIN NAME
A1	AGND
A2	AGND
A3	DVDD
A4	TGND10
A5	RGND10
A6	TVDD8
A7	DVDD
A8	DVDD
A9	RVDD8
A10	TGND6
A11	DVDD
A12	AVDD
A13	AVDD
A14	RTip4
A15	TGND4
A16	DVDD
A17	DVDD
A18	RGND2
A19	TGND2
A20	DVDD
A21	DVDD
A22	RGND0
A23	TGND0
A24	DVDD
A25	AGND
A26	AGND
B1	AGND
B2	AGND
B3	TRing10
B4	TVDD10
B5	RTip10
B6	TGND8

PIN	PIN NAME
B7	TRing8
B8	DGND
B9	RTip8
B10	TVDD6
B11	TRing6
B12	AGND
B13	AGND
B14	RRing4
B15	TVDD4
B16	TRing4
B17	DGND
B18	RTip2
B19	TVDD2
B20	TRing2
B21	DGND
B22	RTip0
B23	TVDD0
B24	TTip0
B25	AGND
B26	AGND
C1	CLKOUT10
C2	TxNEG10
C3	TTip10
C4	MTip10
C5	RRing10
C6	DVDD
C7	TTip8
C8	AGND
C9	RRing8
C10	AGND
C11	TTip6
C12	DVDD
C13	RRing6
C14	DVDD

PIN	PIN NAME
C15	AGND
C16	TTip4
C17	AGND
C18	RRing2
C19	AGND
C20	TTip2
C21	AGND
C22	RRing0
C23	MTip0
C24	TRing0
C25	TxNEG0
C26	CLKOUT0
D1	DVDD
D2	RLOS10
D3	DGND
D4	MRing10
D5	RVDD10
D6	DGND
D7	DGND
D8	MRing8
D9	RGND8
D10	MRing6
D11	DGND
D12	DGND
D13	RTip6
D14	DGND
D15	MTip4
D16	DGND
D17	AGND
D18	RVDD2
D19	MTip2
D20	DGND
D21	AGND
D22	RVDD0

PIN	PIN NAME
D23	MRing0
D24	DGND
D25	RLOS0
D26	DVDD
E1	DGND
E2	RxPOS10
E3	RxCLK10
E4	TxPOS10
E5	AGND
E6	AVDD
E7	AGND
E8	MTip8
E9	AVDD
E10	AGND
E11	MTip6
E12	RVDD6
E13	RGND6
E14	RGND4
E15	RVDD4
E16	MRing4
E17	AGND
E18	AVDD
E19	MRing2
E20	AGND
E21	AVDD
E22	AGND
E23	TxPOS0
E24	RxCLK0
E25	RxPOS0
E26	DGND
F1	DGND
F2	DVDD
F3	RxNEG/LCV8
F4	RxNEG/LCV10

PIN	PIN NAME	PIN	PIN NAME	PIN	PIN NAME	PIN	PIN NAME
F5	TxCLK10	J25	CLKOUT4	N3	DMO0	T23	RxCLK5
F22	TxCLK0	J26	Pmode	N4	DMO1	T24	RxNEG/LCV5
F23	RxNEG/LCV0	K1	AVDD	N5	DMO2	T25	AVDD
F24	RxNEG/LCV2	K2	DMO10	N22	\overline{WR}	T26	D2
F25	DVDD	K3	RxCLK6	N23	\overline{RD}	U1	STS-1Clk/12M
F26	DGND	K4	CLKOUT8	N24	\overline{CS}	U2	AGND
G1	TxCLK6	K5	RLOL8	N25	\overline{RDY}	U3	RLOS7
G2	TxPOS6	K22	RLOL2	N26	Addr7	U4	RxNEG/LCV9
G3	RxPOS8	K23	CLKOUT2	P1	DGND	U5	RLOL9
G4	RLOS8	K24	RxCLK4	P2	DVDD	U22	RLOL3
G5	RLOL10	K25	Addr0	P3	TEST	U23	RxNEG/LCV3
G22	RLOL0	K26	Addr4	P4	TxON	U24	RLOS5
G23	RLOS2	L1	AGND	P5	DVDD	U25	AGND
G24	RxPOS2	L2	DMO5	P22	D0	U26	D3
G25	TxPOS4	L3	RLOL6	P23	DGND	V1	DGND
G26	TxCLK4	L4	RxNEG/LCV6	P24	PCLK	V2	CLKOUT7
H1	DGND	L5	RxPOS6	P25	DVDD	V3	DVDD
H2	DVDD	L22	RxPOS4	P26	\overline{INT}	V4	RxCLK9
H3	TxNEG6	L23	RxNEG/LCV4	R1	E3Clk	V5	DGND
H4	TxNEG8	L24	RLOL4	R2	DGND	V22	DGND
H5	TxCLK8	L25	AGND	R3	AGND	V23	RxCLK3
H22	TxCLK2	L26	Addr5	R4	AVDD	V24	DVDD
H23	TxNEG2	M1	DMO4	R5	SFM_EN	V25	CLKOUT5
H24	TxNEG4	M2	DMO6	R22	D7	V26	DGND
H25	DVDD	M3	DMO7	R23	D6	W1	DVDD
H26	DGND	M4	DMO8	R24	D5	W2	RLOL7
J1	DMO11	M5	DMO9	R25	D4	W3	CLKOUT9
J2	CLKOUT6	M22	Addr1	R26	D1	W4	TxNEG9
J3	RLOS6	M23	Addr2	T1	DS3Clk	W5	CLKOUT11
J4	RxCLK8	M24	Addr3	T2	AGND	W22	CLKOUT1
J5	TxPOS8	M25	AVDD	T3	RxNEG/LCV7	W23	TxNEG3
J22	TxPOS2	M26	Addr6	T4	RxCLK7	W24	CLKOUT3
J23	RxCLK2	N1	DMO3	T5	RxPOS7	W25	RLOL5
J24	RLOS4	N2	\overline{RESET}	T22	RxPOS5	W26	DVDD

PIN	PIN NAME	PIN	PIN NAME	PIN	PIN NAME	PIN	PIN NAME
Y1	TxNEG7	AB15	RVDD5	AC23	MRing1	AE5	RTip11
Y2	DGND	AB16	MRing5	AC24	DGND	AE6	TGND9
Y3	RxPOS9	AB17	AGND	AC25	RxCLK1	AE7	TRing9
Y4	TxCLK9	AB18	AVDD	AC26	RxNEG/LCV1	AE8	DGND
Y5	DVDD	AB19	MRing3	AD1	RxPOS11	AE9	RTip9
Y22	DVDD	AB20	AGND	AD2	RLOS11	AE10	TVDD7
Y23	TxCLK3	AB21	AVDD	AD3	TTip11	AE11	TRing7
Y24	RxPOS3	AB22	AGND	AD4	MTip11	AE12	AGND
Y25	DGND	AB23	TMS	AD5	RRing11	AE13	AGND
Y26	TxNEG5	AB24	TxPOS1	AD6	DVDD	AE14	RRing5
AA1	TxPOS7	AB25	TxNEG1	AD7	TTip9	AE15	TVDD5
AA2	TxCLK7	AB26	RLOL1	AD8	AGND	AE16	TRing5
AA3	RLOS9	AC1	RxNEG/LCV11	AD9	RRing9	AE17	DGND
AA4	TxPOS9	AC2	RxCLK11	AD10	AGND	AE18	RTip3
AA5	TxCLK11	AC3	DGND	AD11	TTip7	AE19	TVDD3
AA22	TxCLK1	AC4	MRing11	AD12	DVDD	AE20	TRing3
AA23	TxPOS3	AC5	RVDD11	AD13	RRing7	AE21	DGND
AA24	RLOS3	AC6	DGND	AD14	DVDD	AE22	RTip1
AA25	TxCLK5	AC7	DGND	AD15	AGND	AE23	TVDD1
AA26	TxPOS5	AC8	MRing9	AD16	TTip5	AE24	TTip1
AB1	RLOL11	AC9	RGND9	AD17	AGND	AE25	TRST
AB2	TxNEG11	AC10	MRing7	AD18	RRing3	AE26	AGND
AB3	TxPOS11	AC11	DGND	AD19	AGND	AF1	AGND
AB4	TDI	AC12	DGND	AD20	TTip3	AF2	AGND
AB5	TCK	AC13	RTip7	AD21	AGND	AF3	DVDD
AB6	AVDD	AC14	DGND	AD22	RRing1	AF4	TGND11
AB7	AGND	AC15	MTip5	AD23	MTip1	AF5	RGND11
AB8	MTip9	AC16	DGND	AD24	TRing1	AF6	TVDD9
AB9	AVDD	AC17	AGND	AD25	RLOS1	AF7	DVDD
AB10	AGND	AC18	RVDD3	AD26	RxPOS1	AF8	DVDD
AB11	MTip7	AC19	MTip3	AE1	AGND	AF9	RVDD9
AB12	RVDD7	AC20	DGND	AE2	TDO	AF10	TGND7
AB13	RGND7	AC21	AGND	AE3	TRing11	AF11	DVDD
AB14	RGND5	AC22	RVDD1	AE4	TVDD11	AF12	AVDD

PIN	PIN NAME
AF13	AVDD
AF14	RTip5
AF15	TGND5
AF16	DVDD
AF17	DVDD
AF18	RGND3
AF19	TGND3
AF20	DVDD
AF21	DVDD
AF22	RGND1
AF23	TGND1
AF24	DVDD
AF25	AGND
AF26	AGND

FUNCTIONAL DESCRIPTION

The XRT75R12D is a twelve channel fully integrated Line Interface Unit featuring EXAR's R³ Technology (Reconfigurable, Relayless Redundancy) for E3/DS3/STS-1 applications. The LIU incorporates 12 independent Receivers, Transmitters and Jitter Attenuators in a single 420 Lead TBGA package. Each channel can be independently programmed to support E3, DS-3 or STS-1 line rates using one input clock reference of 12.288MHz in Single Frequency Mode (SFM). The LIU is responsible for providing the physical connection between a line interface and an aggregate mapper or framing device. Along with the analog-to-digital processing, the LIU offers monitoring and diagnostic features to help optimize network design implementation. A key characteristic within the network topology is Automatic Protection Switching (APS). EXAR's proven expertise in providing redundancy solutions has paved the way for R³ Technology.


1.0 R³ TECHNOLOGY (RECONFIGURABLE, RELAYLESS REDUNDANCY)

Redundancy is used to introduce reliability and protection into network card design. The redundant card in many cases is an exact replicate of the primary card, such that when a failure occurs the network processor can automatically switch to the backup card. EXAR's R³ technology has re-defined E3/DS-3/STS-1 LIU design for 1:1 and 1+1 redundancy applications. Without relays and one Bill of Materials, EXAR offers multi-port, integrated LIU solutions to assist high density aggregate applications and framing requirements with reliability. The following section can be used as a reference for implementing R³ Technology with EXAR's world leading line interface units.

1.1 Network Architecture

A common network design that supports 1:1 or 1+1 redundancy consists of N primary cards along with N backup cards that connect into a mid-plane or back-plane architecture without transformers installed on the network cards. In addition to the network cards, the design has a line interface card with one source of transformers, connectors, and protection components that are common to both network cards. With this design, the bill of materials is reduced to the fewest amount of components. See Figure 2. for a simplified block diagram of a typical redundancy design.

FIGURE 2. NETWORK REDUNDANCY ARCHITECTURE



2.0 CLOCK SYNTHESIZER

The LIU uses a flexible user interface for accepting clock references to generate the internal master clocks used to drive the LIU. The reference clock used to supply the microprocessor timing is generated from the DS-3 or SFM clock input. Therefore, if the chip is configured for STS-1 only or E3 only, then the DS-3 input pin must be connected to the STS-1 pin or E3 pin respectively. In DS-3 mode or when SFM is used, the STS-1 and E3 input pins can be left unconnected. If SFM is enabled by pulling the SFM_EN pin "High", 12.288MHz is the only clock reference necessary to generate DS-3, E3, or STS-1 line rates and the microprocessor timing. A simplified block diagram of the clock synthesizer is shown in **Figure 3**. Reference clock performance specifications can be found on **Table 2** below.

FIGURE 3. SIMPLIFIED BLOCK DIAGRAM OF THE INPUT CLOCK CIRCUITRY DRIVING THE MICROPROCESSOR




TABLE 2: REFERENCE CLOCK PERFORMANCE SPECIFICATIONS

SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS
REF _{DUTY}	Reference Clock Duty Cycle	40		60	%
REF _{E3}	E3 Reference Clock Frequency Tolerance ¹	-20		+20	ppm
REF _{DS3}	DS3 Reference Clock Frequency Tolerance ¹	-20		+20	ppm
REF _{STS1}	STS-1 Reference Clock Frequency Tolerance ¹	-20		+20	ppm
REF _{SFM}	SFM Reference Clock Frequency Tolerance ¹	-20		+20	ppm
t _{RISE_REFCLK}	Reference Clock Rise Time (10% to 90%)			5	ns
t _{FALL_REFCLK}	Reference Clock Fall Time (90% to 10%)			5	ns
CLK _{JIT}	Reference Clock Jitter Stability ²			0.005	U _{p2p}


NOTES:

1. Required to meet Bellcore GR-499 specification on frequency stability requirements. However, the LIU can functionally operate with ±100 ppm without meeting the required specifications.
2. Reference clock jitter limits are required for the transmit output to meet ITU-T and Bellcore system level jitter requirements.

2.1 Clock Distribution

Network cards that are designed to support multiple line rates which are not configured for single frequency mode should ensure that a clock is applied to the DS3Clk input pin. For example: If the network card being supplied to an ISP requires E3 only, the DS-3 input clock reference is still necessary to provide read and write access to the internal microprocessor. Therefore, the E3 mode requires two input clock references. If however, multiple line rates will not be supported, i.e. E3 only, then the DS3Clk input pin may be hard wire connected to the E3Clk input pin.

FIGURE 4. CLOCK DISTRIBUTION CONGIFURED IN E3 MODE WITHOUT USING SFM




NOTE: For one input clock reference, the single frequency mode should be used.

3.0 THE RECEIVER SECTION

The receiver is designed so that the LIU can recover clock and data from an attenuated line signal caused by cable loss or flat loss according to industry specifications. Once data is recovered, it is processed and presented at the receiver outputs according to the format chosen to interface with a Framer/Mapper or ASIC. This section describes the detailed operation of various blocks within the receive path. A simplified block diagram of the receive path is shown in **Figure 5**.


FIGURE 5. RECEIVE PATH BLOCK DIAGRAM



3.1 Receive Line Interface

Physical Layer devices are AC coupled to a line interface through a 1:1 transformer. The transformer provides isolation and a level shift by blocking the DC offset of the incoming data stream. The typical medium for the line interface is a 75Ω coaxial cable. Whether using E3, DS-3 or STS-1, the LIU requires the same bill of materials, see **Figure 6**.

FIGURE 6. RECEIVE LINE INTERFACE CONNECTION



3.2 Adaptive Gain Control (AGC)

The Adaptive Gain Control circuit amplifies the incoming analog signal and compensates for the various flat losses and also for the loss at one-half symbol rate. The AGC has a dynamic range of 30 dB. The peak detector provides feedback to the equalizer before slicing occurs.