



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

GENERAL DESCRIPTION

The XRT79L71 is a single channel, integrated DS3/E3 framing controller and Line Interface Unit with Jitter Attenuator that is designed to support Frame processing. For Clear-Channel Framer applications, this device supports the transmission and reception of "user data" via the DS3/E3 payload.

The XRT79L71 includes DS3/E3 Framing, Line Interface Unit with Jitter Attenuator that supports mapping of HDLC framed data. A flexible parallel microprocessor interface is provided for configuration and control.

GENERAL FEATURES:

- Integrated T3/E3 Line Interface Unit
- Integrated Jitter Attenuator that can be selected either in Receive or Transmit path
- HDLC Controller that provides the mapping/extraction of either bit or byte mapped encapsulated packet from DS3/E3 Frame.
- Contains on-chip 16 cell FIFO (configurable in depths of 4, 8, 12 or 16 cells), in both the Transmit (TxFIFO) and Receive Directions (RxFIFO)
- Contains on-chip 54 byte Transmit and Receive OAM Cell Buffer for transmission, reception and processing of OAM Cells
- Supports M13 and C-Bit Parity Framing Formats
- Supports DS3/E3 Clear-Channel Framing.
- Includes PRBS Generator and Receiver
- Supports Line, Cell, and PLCP Loop-backs
- Interfaces to 8 Bit wide Intel, Motorola, PowerPC, and Mips µPs
- Low power 3.3V, 5V Input Tolerant, CMOS
- Available in 208 STBGA Package
- JTAG Interface

LINE INTERFACE UNIT

- On chip Clock and Data Recovery circuit for high input jitter tolerance
- Meets E3/DS3 Jitter Tolerance Requirements
- Detects and Clears LOS as per G.775.
- Receiver Monitor mode handles up to 20 dB flat loss with 6 dB cable attenuation

- Compliant with jitter transfer template outlined in ITU G.751, G.752, G.755 and GR-499-CORE,1995 standards
- Meets ETSI TBR 24 and GR-499 Jitter Transfer Requirements
- On chip B3ZS/HDB3 encoder and decoder that can be either enabled or disabled
- On-chip clock synthesizer provides the appropriate rate clock from a single 12.288 MHz Clock
- On chip advanced crystal-less Jitter Attenuator
- Jitter Attenuator can be selected in Receive or Transmit paths
- 16 or 32 bits selectable FIFO size
- Meets the Jitter and Wander specifications described in T1.105.03b,ETSI TBR-24, Bellcore GR-253 and GR-499 standards
- Jitter Attenuator can be disabled
- Typical power consumption 1.3W

DS3/E3 FRAMER

- DS3 framer supports both M13 and C-bit parity.
- DS3 framer meets ANSI T1.107 and T1.404 standards.
- Detects OOF,LOF,AIS,RDI/FERF alarms.
- Generation and Insertion of FEBE on received parity errors supported.
- Automatic insertion of RDI/FERF on alarm status.
- E3 framer meets G.832,G.751 standards.
- Framers can be bypassed.
- Maps HDLC data stream directly into DS3 or E3 frame
- Extracts in-band messaging packets
- Supports CRC-16/32, HDLC flag and Idle sequence generation

RECEIVE PACKET PROCESSING

- Extracts HDLC data stream from DS3 or E3 frame
- Inserts in-band messaging packets
- Detects and removes HDLC flags

SERIAL INTERFACE


- Serial clock and data interface for accessing DS3/E3 framer

1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMERLIU COMBO - CC/HDLC ARCHITECTURE

- Serial clock and data interface for accessing cell/packet processor

APPLICATIONS

- Digital Access and Cross Connect Systems
- 3G Base Stations
- DSLAMs

FIGURE 1. BLOCK DIAGRAM OF THE XRT79L71**PRODUCT ORDERING INFORMATION**

PRODUCT NUMBER	PACKAGE TYPE	OPERATING TEMPERATURE RANGE
XRT79L71IB	17X17 mm 208 Ball Shrink Thin Ball Grid Array	-40°C to +85°C

TABLE 1: PIN OUT OF THE XRT79L71 (TOP VIEW)

	T	R	P	N	M	L	K	J	H	G	F	E	D	C	B	A																	
1	TXUADDR_1	TXUADDR_3	TXUCLKO	TXPEOP	TXUCLK	RXMOD	RXUADDR_4	RXUADDR_0	RXUCLAV	RXUDATA_1	RXUDATA_2	RXUDATA_5	RXUDATA_9	RXUDATA_13	RXGFCMSB	RXGFCLK																	
2	TXUADDR_0	TXUADDR_2	TXUADDR_4	RXPDVAl	TXPER	RXPERR	RXUCLKO	RXUADDR_1	RXUSOC	RXUDATA_0	RXUDATA_4	RXUDATA_8	RXUDATA_12	TXGFCLK	RXPRED	RXPLOF																	
3	TXUDATA_0	TXUPRTY	TXUSOC	TXUCLAV	TXMOD	RXUCLK	RXPEOP	RXUADDR_2	RXUPRTY	RXUDATA_3	RXUDATA_7	RXUDATA_11	RXUDATA_15	RXGFC	TXPOHCLK	TXPOHFRAME																	
4	TXUDAT_3	TXUDATA_2	TXUDATA_1	TXUDATA_10	TXUEN_L	TSX_TSOF	RSX_RSOF	RXUADDR_3	RXUEN_L	RXUDATA_6	RXUDATA_10	RXUDATA_14	RXCP	RXPOHFRAME	RXNIB_3	RXNIB_2																	
5	TXUDATA_7	TXUDATA_6	TXUDATA_5	TXUDATA_4	<table border="1" style="margin-left: auto; margin-right: auto;"> <tr><td>VDD</td><td>GND</td><td>GND</td><td>VDD</td></tr> <tr><td>VDD</td><td>GND</td><td>GND</td><td>VDD</td></tr> <tr><td>VDD</td><td>GND</td><td>GND</td><td>VDD</td></tr> <tr><td>VDD</td><td>GND</td><td>GND</td><td>VDD</td></tr> </table>									VDD	GND	GND	VDD	VDD	GND	GND	VDD	VDD	GND	GND	VDD	VDD	GND	GND	VDD	RXPOOF	RXNIB_0	RXOUTCLK	RXSER
VDD	GND	GND	VDD																														
VDD	GND	GND	VDD																														
VDD	GND	GND	VDD																														
VDD	GND	GND	VDD																														
6	TXUDATA_12	TXUDATA_11	TXUDATA_9	TXUDATA_8										RXNIB_1	RXOHIND	RXFRAME	RXCLK																
7	GPIO_0	TXUDATA_15	TXUDATA_14	TXUDATA_13										RXLOS	RXOH	RXOHENABLE	RXOHLCK																
8	DMO_0	GPIO_3	GPIO_2	GPIO_1										TXNIB_1	TXNOB_2	TXNOB_3	TXOHOFRAME																
9	TCK	TMS	TDI	TDO										TXNIBCLK	TXSER	TXOHIND	TXNIB_0																
10	TRING	TRST	MTIP	TXDGND										TXOHINS	TXINCLK	TXFRAME	TXNIBFRAME																
11	TTIP	NC	MRING	TXDVDD										PDATA	TXOH	TXOHFRAME	TXFRAMEREF																
12	TXAVDD	REFAVDD	REFAGND	TXAGND										PDATA_4	PDATA_1	TXOHLCK	TXOHENABLE																
13	RXAVDD	RRING	ANAI01	OVDD	OGND	GPIO_2	GPO_2	PDBEN_L	DA_SEL	DPADDR_7	DPADDR_3	PADDR_6	PINT_L	PDATA_5	PDATA_2	TXAISEN																	
14	RXAGND	RTIP	ANAI02	VDD	RESET_L	GPIO_1	GPO_1	PTYPE_2	VDD	DPADDR_6	DPADDR_2	PADDR_5	PCS_L	PRDY_L	PDATA_6	PDATA_3																	
15	JAGND	TXON	ICTB	GND	TESTMODE	GPIO_0	GPO_0	PTYPE_1	GND	DPADDR_5	DPADDR_1	PADDR_4	PADDR_1	PRD_L	PBLAST_L	PDATA_7																	
16	JAADVDD	CLKVDD	DS3CLK	CLKGND	E3CLK	NIBBLEINTF	CLKOUT	PTYPE_0	PCLK	DPADDR_4	DPADDR_0	PADDR_3	PADDR_2	PADDR_0	PWR_L	PAS_L																	

TABLE OF CONTENTS

GENERAL DESCRIPTION	1
GENERAL FEATURES:	1
Line Interface Unit	1
DS3/E3 Framer.....	1
Receive Packet Processing.....	1
Serial Interface	1
APPLICATIONS	2
FIGURE 1. BLOCK DIAGRAM OF THE XRT79L71	2
PRODUCT ORDERING INFORMATION	2
TABLE 1: PIN OUT OF THE XRT79L71 (TOP VIEW)	3
TABLE OF CONTENTS	I
1.0 BRIEF XRT79L71 ARCHITECTURE DESCRIPTION	5
TABLE 2: LISTING OF ARCHITECTURAL/FUNCTIONAL DESCRIPTION DOCUMENTS FOR THE XRT79L71	5
1.1 BRIEF FUNCTIONAL ARCHITECTURE DESCRIPTION OF THE XRT79L71 - CLEAR-CHANNEL DS3/E3 FRAMER MODE	5
FIGURE 2. THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT79L71 WHEN IT HAS BEEN CONFIGURED TO OPERATE IN THE CLEAR-CHANNEL DS3/E3 FRAMER MODE	6
1.1.1 THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK	7
1.1.2 THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK.....	7
1.1.3 THE TRANSMIT LAPD CONTROLLER BLOCK.....	7
1.1.4 THE TRANSMIT FEAC CONTROLLER BLOCK (FOR DS3, C-BIT PARITY APPLICATIONS ONLY)	7
1.1.5 THE TRANSMIT TRAIL-TRACE MESSAGE CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)....	7
1.1.6 THE TRANSMIT SSM CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)	7
1.1.7 THE TRANSMIT DS3/E3 FRAMER BLOCK.....	7
1.1.8 THE TRANSMIT DS3/E3 LIU BLOCK	7
1.1.9 THE RECEIVE DS3/E3 LIU BLOCK	8
1.1.10 THE RECEIVE DS3/E3 FRAMER BLOCK	8
1.1.11 THE RECEIVE SSM CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)	9
1.1.12 THE RECEIVE TRAIL-TRACE MESSAGE CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)....	9
1.1.13 THE RECEIVE FEAC CONTROLLER BLOCK (DS3 APPLICATIONS ONLY)	9
1.1.14 THE RECEIVE LAPD CONTROLLER BLOCK	9
1.1.15 THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK	9
1.1.16 THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK	9
1.1.17 A MORE DETAILED FUNCTIONAL/ARCHITECTURAL DESCRIPTION OF THE XRT79L71 WHEN CONFIGURED TO OPERATE IN THE CLEAR CHANNEL CONTROLLER MODE, IS IN THIS DOCUMENT (79L71_ARCH_DESCR_CC.PDF)	9
1.2 BRIEF FUNCTIONAL ARCHITECTURE DESCRIPTION OF THE XRT79L71 - HIGH-SPEED HDLC CONTROLLER OVER DS3/E3 MODE	9
FIGURE 3. THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT79L71 WHEN IT HAS BEEN CONFIGURED TO OPERATE IN THE HIGH-SPEED HDLC CONTROLLER OVER DS3/E3 MODE.....	10
1.2.1 THE TRANSMIT HIGH-SPEED HDLC CONTROLLER BLOCK	10
1.2.2 THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK (NOT SHOWN IN Figure 3).....	11
1.2.3 THE TRANSMIT LAPD CONTROLLER BLOCK.....	11
1.2.4 THE TRANSMIT FEAC CONTROLLER BLOCK (DS3 APPLICATIONS ONLY).....	11
1.2.5 THE TRANSMIT TRAIL-TRACE MESSAGE CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)....	11
1.2.6 THE TRANSMIT SSM CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)	11
1.2.7 THE TRANSMIT DS3/E3 FRAMER BLOCK.....	11
1.2.8 THE TRANSMIT DS3/E3 LIU BLOCK	12
1.2.9 THE RECEIVE DS3/E3 LIU BLOCK	12
1.2.10 THE RECEIVE DS3/E3 FRAMER BLOCK	12
1.2.11 THE RECEIVE TRAIL-TRACE MESSAGE CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)...	13
1.2.12 THE RECEIVE SSM CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)	13
1.2.13 THE RECEIVE FEAC CONTROLLER BLOCK (DS3 APPLICATIONS ONLY)	13
1.2.14 THE RECEIVE LAPD CONTROLLER BLOCK	13
1.2.15 THE RECEIVE HIGH-SPEED HDLC CONTROLLER BLOCK	13
1.2.16 THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK (NOT SHOWN IN Figure 3).....	13
1.2.17 A MORE DETAILED FUNCTIONAL/ARCHITECTURAL DESCRIPTION OF THE XRT79L71, WHEN CONFIGURED TO OPERATE IN THE HIGH-SPEED HDLC CONTROLLER MODE, IS IN THE DOCUMENT (79L71_ARCH_DESCR_HDLC.PDF)	13
1.3 BRIEF FUNCTIONAL/ARCHITECTURAL DESCRIPTION OF THE XRT79L71 - ATM UNI OVER DS3/E3 MODE	14

FIGURE 4. THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT79L71 WHEN IT HAS BEEN CONFIGURED TO OPERATE IN THE ATM UNI OVER DS3/E3 MODE	14
1.3.1 THE TRANSMIT UTOPIA INTERFACE BLOCK	15
1.3.2 THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK (NOT SHOWN IN Figure 4).....	15
1.3.3 THE TRANSMIT FEAC CONTROLLER BLOCK (DS3, C-BIT PARITY APPLICATIONS ONLY).....	15
1.3.4 THE TRANSMIT TRAIL-TRACE MESSAGE CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)..	15
1.3.5 THE TRANSMIT SSM CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY) ..	15
1.3.6 THE TRANSMIT LAPD CONTROLLER BLOCK.....	16
1.3.7 THE TRANSMIT PLCP PROCESSOR BLOCK (CAN BE BY-PASSED).....	16
1.3.8 THE TRANSMIT DS3/E3 FRAMER BLOCK.....	16
1.3.9 THE TRANSMIT DS3/E3 LIU BLOCK	17
1.3.10 THE RECEIVE DS3/E3 LIU BLOCK.....	17
1.3.11 THE RECEIVE DS3/E3 FRAMER BLOCK	17
1.3.12 THE RECEIVE PLCP PROCESSOR BLOCK (CAN BE BY-PASSED)	17
1.3.13 THE RECEIVE LAPD CONTROLLER BLOCK	18
1.3.14 THE RECEIVE SSM CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY).....	18
1.3.15 THE RECEIVE TRAIL-TRACE MESSAGE CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY) ..	18
1.3.16 THE RECEIVE FEAC CONTROLLER BLOCK (DS3, C-BIT PARITY APPLICATIONS ONLY)	18
1.3.17 THE RECEIVE ATM CELL PROCESSOR BLOCK	18
1.3.18 THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK	18
1.3.19 THE RECEIVE UTOPIA INTERFACE BLOCK	18
1.3.20 A MORE DETAILED FUNCTIONAL/ARCHITECTURAL DESCRIPTION OF THE XRT79L71, WHEN CONFIGURED TO OPERATE IN THE ATM UNI MODE, CAN BE FOUND IN THE DOCUMENT (79L71_ARCH_DESCR_ATM.PDF)...	19
1.4 FUNCTIONAL ARCHITECTURE/DESCRIPTION OF THE XRT79L71 - PPP OVER DS3/E3 MODE	19
FIGURE 5. THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT79L71 WHEN IT HAS BEEN CONFIGURED TO OPERATE IN THE PPP OVER DS3/E3 MODE	19
1.4.1 THE TRANSMIT POS-PHY INTERFACE BLOCK.....	20
1.4.2 THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK.....	20
1.4.3 THE TRANSMIT PPP PACKET PROCESSOR BLOCK	20
1.4.4 THE TRANSMIT FEAC CONTROLLER BLOCK (DS3, C-BIT PARITY APPLICATIONS ONLY).....	20
1.4.5 THE TRANSMIT TRAIL-TRACE MESSAGE CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)..	21
1.4.6 THE TRANSMIT SSM CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)	21
1.4.7 THE TRANSMIT LAPD CONTROLLER BLOCK.....	21
1.4.8 THE TRANSMIT DS3/E3 FRAMER BLOCK.....	21
1.4.9 THE TRANSMIT DS3/E3 LIU BLOCK	21
1.4.10 THE RECEIVE DS3/E3 LIU BLOCK	21
1.4.11 THE RECEIVE DS3/E3 FRAMER BLOCK	22
1.4.12 THE RECEIVE LAPD CONTROLLER BLOCK	22
1.4.13 THE RECEIVE SSM CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY).....	22
1.4.14 THE RECEIVE TRAIL-TRACE MESSAGE CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY) ..	22
1.4.15 THE RECEIVE FEAC CONTROLLER BLOCK (DS3, C-BIT PARITY APPLICATIONS ONLY)	23
1.4.16 THE RECEIVE PPP PACKET PROCESSOR BLOCK	23
1.4.17 THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK	23
1.4.18 THE RECEIVE POS-PHY INTERFACE BLOCK	23
1.4.19 A MORE DETAILED FUNCTIONAL/ARCHITECTURAL DESCRIPTION OF THE XRT79L71, WHEN CONFIGURED TO OPERATE IN THE PPP MODE CAN BE FOUND IN THE DOCUMENT (79L71_ARCH_DESCR_PPP.PDF).....	23
2.0 MICROPROCESSOR INTERFACE	23
TABLE 3: LIST AND BRIEF DESCRIPTION OF THE MICROPROCESSOR INTERFACE PINS	24
2.1 OPERATING THE MICROPROCESSOR INTERFACE IN THE INTEL-ASYNCHRONOUS MODE	30
TABLE 4: THE ROLES OF VARIOUS MICROPROCESSOR INTERFACE PINS, WHEN CONFIGURED TO OPERATE IN THE INTEL-ASYNCHRONOUS MODE	31
2.1.1 THE INTEL-ASYNCHRONOUS READ-CYCLE.....	32
FIGURE 6. BEHAVIOR OF MICROPROCESSOR INTERFACE SIGNALS DURING AN "INTEL-ASYNCHRONOUS" READ OPERATION	33
2.1.2 THE INTEL-ASYNCHRONOUS WRITE CYCLE	33
FIGURE 7. BEHAVIOR OF THE MICROPROCESSOR INTERFACE SIGNALS, DURING AN "INTEL-ASYNCHRONOUS" WRITE OPERATION.	34
2.2 OPERATING THE MICROPROCESSOR INTERFACE IN THE MOTOROLA-ASYNCHRONOUS MODE ...	35
TABLE 5: THE ROLES OF VARIOUS MICROPROCESSOR INTERFACE PINS, WHEN CONFIGURED TO OPERATE IN THE MOTOROLA-ASYNCHRONOUS MODE	35
2.2.1 THE MOTOROLA-ASYNCHRONOUS READ-CYCLE.....	36
FIGURE 8. ILLUSTRATION OF THE BEHAVIOR OF MICROPROCESSOR INTERFACE SIGNALS, DURING A "MOTOROLA-ASYNCHRONOUS" READ OPERATION	37
2.2.2 THE MOTOROLA-ASYNCHRONOUS WRITE-CYCLE.....	37
FIGURE 9. ILLUSTRATION OF THE BEHAVIOR OF THE MICROPROCESSOR INTERFACE SIGNAL, DURING A "MOTOROLA-ASYNCHRONOUS" WRITE OPERATION.....	38
2.3 OPERATING THE MICROPROCESSOR INTERFACE IN THE POWERPC 403 MODE	38
TABLE 6: THE ROLES OF VARIOUS MICROPROCESSOR INTERFACE PINS, WHEN CONFIGURED TO OPERATE IN THE POWERPC 403 MODE	

39	
2.3.1 THE POWERPC 403 READ-CYCLE.....	40
FIGURE 10. ILLUSTRATION OF THE BEHAVIOR OF MICROPROCESSOR INTERFACE SIGNALS, DURING A "POWERPC 403" READ OPERATION	
41	
2.3.2 THE POWERPC 403 WRITE-CYCLE	41
FIGURE 11. ILLUSTRATION OF THE BEHAVIOR OF MICROPROCESSOR INTERFACE SIGNALS, DURING A "POWERPC 403" WRITE OPERATION	
43	
2.3.3 INTERFACING THE MICROPROCESSOR INTERFACE TO THE MPC860 MICROPROCESSOR, WHEN CONFIGURED TO OPERATE IN THE POWERPC 403 MODE	43
FIGURE 12. ILLUSTRATION ON RECOMMENDATION ON HOW TO INTERFACE THE MICROPROCESSOR INTERFACE OF THE XRT79L71 TO THE MPC860, WHEN CONFIGURED TO OPERATE IN THE POWERPC 403 MODE.....	44
2.4 THE NEED FOR TXINCLK, IN ORDER TO OPERATE THE MICROPROCESSOR INTERFACE	44
2.5 READING OUT THE DS3/E3 FRAMER BLOCK PERFORMANCE MONITOR REGISTERS	44
3.0 INTERRUPT STRUCTURE WITHIN THE XRT79L71	45
TABLE 7: LIST OF ALL OF THE POSSIBLE CONDITIONS THAT CAN GENERATE INTERRUPTS WITHIN THE XRT79L71 WHEN CONFIGURED TO OPERATE IN THE CLEAR-CHANNEL FRAMER MODE.....	46
TABLE 8: A LISTING OF THE XRT79L71 ATM UNI/PPP/CLEAR-CHANNEL DS3/E3 FRAMER DEVICE INTERRUPT BLOCK REGISTERS - CLEAR-CHANNEL FRAMER APPLICATIONS	47
3.1 GENERAL FLOW OF XRT79L71 ATM UNI/PPP/CLEAR-CHANNEL DS3/E3 FRAMER DEVICE INTERRUPT SERVICING	48
TABLE 9: INTERRUPT SERVICE ROUTINE GUIDE FOR THE XRT79L71	50
3.2 INTERRUPT SERVICING FOR THE DS3/E3 FRAMER BLOCK	51
TABLE 10: INTERRUPT SERVICE ROUTINE GUIDE FOR THE DS3/E3 FRAMER BLOCK	52
4.0 ARCHITECTURAL/FUNCTIONAL DESCRIPTION OF THE XRT79L71 1-CHANNEL DS3/E3 ATM UNI/PPP/CLEAR-CHANNEL FRAMER WITH LIU IC - CLEAR CHANNEL FRAMER AND HIGH-SPEED HDLC CONTROLLER MODE APPLICATIONS	53
FIGURE 13. An Illustration of the Functional Block Diagram of the XRT79L71 when it has been configured to operate in the DS3 Clear-Channel Framer Mode.....	53
4.1 DESCRIPTION OF THE DS3 FRAME STRUCTURE AND OVERHEAD BITS	54
FIGURE 14. DS3 FRAME FORMAT FOR C-BIT PARITY	54
FIGURE 15. DS3 FRAME FORMAT FOR M13/M23	55
TABLE 11: THE RELATIONSHIP BETWEEN THE CONTENTS OF BITS 2 (FRAME FORMAT) AND 6 (IsDS3) WITHIN THE FRAMER OPERATING MODE REGISTER, AND THE RESULTING FRAMING FORMAT.....	56
TABLE 12: C-BIT FUNCTIONS FOR THE DS3, C-BIT PARITY FRAMING FORMAT.....	57
FIGURE 16. A SIMPLE ILLUSTRATION OF THE LOCATIONS OF THE SOURCE, MID-NETWORK AND SINK TERMINAL EQUIPMENT (FOR CP-BIT PROCESSING).....	59
FIGURE 17. A SIMPLE ILLUSTRATION OF AN EXAMPLE OF A MID-NETWORK TERMINAL EQUIPMENT	60
FIGURE 18. AN ILLUSTRATION OF A CONDITION IN WHICH AIS WOULD NEED TO BE TRANSMITTED	62
THE DS3 IDLE CONDITION SIGNAL.....	63
FIGURE 19. THE BIT-FORMAT OF THE FEAC MESSAGE	63
FIGURE 20. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL EXCHANGING DS3 DATA WITH A REMOTE TERMINAL, IN AN UN-ERRED MAN- NER.....	64
FIGURE 21. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL TRANSMITTING THE UN-ERRED INDICATION TO THE REMOTE TERMINAL EQUIPMENT.....	64
FIGURE 22. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL DETECTING FRAMING BIT ERRORS WITHIN ITS INCOMING DS3 SIGNAL	65
FIGURE 23. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL EQUIPMENT TRANSMITTING THE FEBE/REI INDICATOR TO THE REMOTE TERMINAL EQUIPMENT	65
FIGURE 24. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL EXCHANGING DS3 DATA WITH A REMOTE TERMINAL, IN AN UN-ERRED MAN- NER.....	66
FIGURE 25. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL TRANSMITTING THE UN-ERRED INDICATION THE REMOTE TERMINAL EQUIPMENT.....	66
FIGURE 26. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL DECLARING THE LOS DEFECT CONDITION WITH ITS INCOMING DS3 SIGNAL	67
FIGURE 27. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL EQUIPMENT TRANSMITTING THE FERF/RDI INDICATOR TO THE REMOTE TERMINAL EQUIPMENT	67
4.2 THE TRANSMIT DIRECTION - DS3 CLEAR-CHANNEL FRAMER APPLICATIONS	68
FIGURE 28. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY WHEN THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE.....	68
4.2.1 TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK.....	69
FIGURE 29. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHEN THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK HIGHLIGHTED).....	69
TABLE 13: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK	70
OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK	72

TABLE 14: A SUMMARY OF THE "TRANSMIT PAYLOAD DATA INPUT INTERFACE" MODES	73
4.2.1.1 MODE 1 - SERIAL/LOOP-TIMING MODE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK ...	73
FIGURE 30. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK OF THE XRT79L71 FOR MODE 1 (SERIAL/LOOP-TIMING) OPERATION	74
FIGURE 31. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 1 (SERIAL/LOOP-TIMING) MODE OPERATION.....	75
4.2.1.2 MODE 2 - SERIAL/LOCAL-TIMING/FRAME SLAVE MODE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK	76
FIGURE 32. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 2 (SERIAL/LOCAL-TIMING/FRAME-SLAVE) MODE OPERATION	76
FIGURE 33. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 2 (SERIAL/LOCAL-TIMING/FRAME-SLAVE) MODE OPERATION	78
4.2.1.3 MODE 3 - SERIAL/LOCAL-TIMING/FRAME MASTER MODE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK	78
FIGURE 34. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 3 (SERIAL/LOCAL-TIMING/FRAME-SLAVE) MODE OPERATION	79
FIGURE 35. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 3 (SERIAL/LOCAL-TIMING/FRAME-MASTER) MODE OPERATION	80
4.2.1.4 MODE 4 - NIBBLE-PARALLEL/LOOP-TIMING MODE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK	82
FIGURE 36. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK OF THE XRT79L71 FOR MODE 4 (NIBBLE-PARALLEL/LOOP-TIMING) OPERATION	82
FIGURE 37. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 4 (NIBBLE-PARALLEL/LOOP-TIMING) MODE OPERATION.....	84
4.2.1.5 MODE 5 - NIBBLE-PARALLEL/LOCAL-TIMING/FRAME SLAVE MODE OPERATION FOR THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK	85
FIGURE 38. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 5 (NIBBLE-PARALLEL/LOCAL-TIMING/FRAME-SLAVE) MODE OPERATION.....	85
FIGURE 39. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 5 (NIBBLE-PARALLEL/LOCAL-TIMING/FRAME SLAVE) MODE OPERATION.....	87
4.2.1.6 MODE 6 - NIBBLE-PARALLEL/LOCAL-TIMING/FRAME MASTER MODE OPERATION FOR THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK	87
FIGURE 40. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 6 (NIBBLE-PARALLEL/LOCAL-TIMING/FRAME MASTER) MODE OPERATION	88
FIGURE 41. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 6 (NIBBLE-PARALLEL/LOCAL-TIMING/FRAME MASTER) MODE OPERATION.....	90
4.2.1.7 OPERATING THE TRANSMIT PAYLOAD DATA INPUT INTERFACE IN THE GAPPED CLOCK MODE	90
FIGURE 42. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK OF THE XRT79L71 FOR GAPPED-CLOCK MODE OPERATIONS	92
4.2.1.8 ACCEPTING AND INSERTING DS3 OVERHEAD BITS VIA THE TRANSMIT PAYLOAD DATA INPUT INTERFACE	92
TABLE 15: HOW THE TRANSMIT DS3 FRAMER BLOCK INTERNALLY GENERATES EACH OF THE OVERHEAD BITS - C-BIT PARITY APPLICATIONS	93
TABLE 16: HOW THE TRANSMIT DS3 FRAMER BLOCK INTERNALLY GENERATES EACH OF THE OVERHEAD BITS - M13/M23 APPLICATIONS	94
4.2.2 TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK.....	98
FIGURE 43. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK HIGHLIGHTED).	98
TABLE 17: HOW THE TRANSMIT DS3 FRAMER BLOCK INTERNALLY GENERATES EACH OF THE OVERHEAD BITS - C-BIT PARITY APPLICATIONS	99
TABLE 18: HOW THE TRANSMIT DS3 FRAMER BLOCK INTERNALLY GENERATES EACH OF THE OVERHEAD BITS - M23 APPLICATIONS	100
TABLE 19: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK.....	101
4.2.2.1 OPERATING THE TRANSMIT OVERHEAD DATA INPUT INTERFACE USING METHOD 1 - THE TxOHCLK METHOD	102
FIGURE 44. ILLUSTRATION ON HOW ONE SHOULD INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK WHEN USING METHOD 1.....	103
TABLE 20: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN THE TxOHCLK SIGNAL, SINCE THE TxOHFRAME SIGNAL WAS LAST SAMPLED "HIGH" TO THE DS3 OVERHEAD BIT THAT IS BEING PROCESSED BY THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK	104
FIGURE 45. ILLUSTRATION OF THE SIGNALING THAT MUST OCCUR BETWEEN THE SYSTEM-SIDE TERMINAL EQUIPMENT AND THE TRANSMIT OVERHEAD DATA INPUT INTERFACE OF THE XRT79L71, IN ORDER TO CONFIGURE THE XRT79L71 TO TRANSMIT THE FERF INDICATOR TO THE REMOTE TERMINAL EQUIPMENT (USING METHOD 1).....	106
4.2.2.2 OPERATING THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK USING METHOD 2 - THE TxInCLK/TxOHENABLE METHOD	107
FIGURE 46. ILLUSTRATION ON HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK WHEN USING METHOD 2	108
TABLE 21: THE RELATIONSHIP BETWEEN THE NUMBER OF PULSES IN THE TxOHENABLE SIGNAL, SINCE THE TxOHFRAME SIGNAL WAS LAST	

SAMPLED "HIGH" TO THE DS3 OVERHEAD BIT THAT IS CURRENTLY BEING PROCESSED BY THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK	109
FIGURE 47. ILLUSTRATION OF THE SIGNALING THAT MUST OCCUR BETWEEN THE SYSTEM-SIDE TERMINAL EQUIPMENT AND THE TRANSMIT OVERHEAD DATA INPUT INTERFACE OF THE XRT79L71, IN ORDER TO CONFIGURE THE XRT79L71 TO TRANSMIT THE FERF INDICATOR TO THE REMOTE TERMINAL EQUIPMENT (USING METHOD 2)	111
4.2.3 TRANSMIT FEAC CONTROLLER BLOCK	112
FIGURE 48. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L91 DEVICE HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT FEAC CONTROLLER BLOCK HIGHLIGHTED)	113
FIGURE 49. THE BIT-FORMAT OF A FEAC MESSAGE	113
FIGURE 50. A FLOW CHART DEPICTING HOW TO TRANSMIT A FEAC MESSAGE VIA THE FEAC TRANSMITTER	116
4.2.4 TRANSMIT LAPD CONTROLLER BLOCK	116
FIGURE 51. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT LAPD CONTROLLER BLOCK HIGHLIGHTED)	117
FIGURE 52. LAPD MESSAGE FRAME FORMAT	118
TABLE 22: THE LAPD MESSAGE TYPE AND THE CORRESPONDING VALUE OF THE FIRST BYTE, WITHIN THE INFORMATION PAYLOAD FOR STANDARD 76 OR 82 BYTE MESSAGES	119
4.2.4.1 TRANSMITTING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES	119
TABLE 23: A MAPPING OF THE VALUE TO BE WRITTEN INTO INDIRECT ADDRESS LOCATION 0x11B0 AND THE CORRESPONDING PMDL MESSAGE	123
FIGURE 53. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO WRITING THE PAYLOAD PORTION OF THE LAPD/PMDL MESSAGE INTO THE TRANSMIT LAPD MESSAGE BUFFER	124
FIGURE 54. Flow Chart depicting how to use the Transmit LAPD Controller when the Transmit LAPD Controller is configured to re-transmit the LAPD Message frames repeatedly at one-second intervals	126
FIGURE 55. Flow Chart depicting how to use the Transmit LAPD Controller when the Transmit LAPD Controller is configured to re-transmit the LAPD Message frames repeatedly at one-second intervals	126
4.2.4.2 TRANSMITTING NON-STANDARD VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES	126
FIGURE 56. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO WRITING IN THE REMAINING BYTES OF THE OUTBOUND MESSAGE INTO THE TRANSMIT LAPD MESSAGE BUFFER	129
FIGURE 57. FLOW CHART DEPICTING HOW TO USE THE TRANSMIT LAPD CONTROLLER	132
4.2.4.3 Transmit LAPD Controller Block Interrupt	133
4.2.5 TRANSMIT DS3 FRAMER BLOCK	133
FIGURE 58. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT DS3/E3 FRAMER BLOCK HIGHLIGHTED)	134
4.2.5.1 TRANSMITTING THE LOS PATTERN	134
4.2.5.2 TRANSMITTING THE DS3 AIS PATTERN	136
4.2.5.3 TRANSMITTING THE DS3 IDLE PATTERN	139
4.2.5.4 TRANSMITTING THE FERF/RDI INDICATOR	140
FIGURE 59. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK DECLARING THE LOS DEFECT CONDITION	143
FIGURE 60. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK, TRANSMITTING A DS3 FRAME TO THE REMOTE TERMINAL WITH THE X BITS SET TO "0"	144
FIGURE 61. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK RECEIVING A PROPER DS3 SIGNAL FROM THE REMOTE TERMINAL EQUIPMENT (E.G., THE LOS DEFECT CONDITION IS CLEARED)	145
FIGURE 62. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK, TRANSMITTING A DS3 FRAME TO THE REMOTE TERMINAL EQUIPMENT WITH EACH OF THE X BITS SET TO "1"	146
4.2.5.5 SETTING X BITS TO "1"	146
4.2.5.6 TRANSMITTING THE FEBE (FAR-END BLOCK ERROR) INDICATOR	146
FIGURE 63. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK RECEIVING A DS3 FRAME FROM THE REMOTE TERMINAL WITH CORRECT F, M AND CP BITS	147
FIGURE 64. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK TRANSMITTING A DS3 FRAME TO THE REMOTE TERMINAL WITH THE FEBE BITS SET TO "1, 1, 1"	148
FIGURE 65. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK RECEIVING A DS3 FRAME FROM THE REMOTE TERMINAL WITH AN INCORRECT CP BIT	148
FIGURE 66. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK, TRANSMITTING A DS3 FRAME TO THE REMOTE TERMINAL WITH THE FEBE BITS SET TO "0, 1, 1"	149
4.2.5.7 SETTING THE TRANSMIT DS3 FRAMER BLOCK TIMING REFERENCE	150
4.2.6 TRANSMIT DS3/E3 LIU BLOCK - DS3 APPLICATIONS	153
FIGURE 67. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT DS3/E3 LIU BLOCK HIGHLIGHTED)	153
FIGURE 68. ILLUSTRATION OF THE TRANSMIT DS3/E3 LIU BLOCK WITHIN THE XRT79L71	154
4.2.6.1 THE B3ZS ENCODER BLOCK	155
4.2.6.2 THE JITTER ATTENUATOR BLOCK	155
FIGURE 69. AN ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE JITTER ATTENUATOR BLOCK	155

FIGURE 70. A SIMPLISTIC ILLUSTRATION OF THE ROLE/FUNCTION OF THE JITTER ATTENUATOR PLL BLOCK WITHIN THE XRT71D03 DEVICE	156
FIGURE 71. A SIMPLE ILLUSTRATION OF THE JITTER TRANSFER CHARACTERISTICS OF EACH JITTER ATTENUATOR PLL (WITHIN THE XRT79L71)	157
FIGURE 72. ILLUSTRATION OF THE PHYSICAL ARCHITECTURE OF 2-CHANNEL JITTER ATTENUATOR FIFO ARCHITECTURE WITHIN THE JITTER ATTENUATOR BLOCK	158
FIGURE 73. ILLUSTRATION OF THE JITTER ATTENUATOR FIFO AND THE FIFO_WRITE AND FIFO_READ POINTERS	160
TABLE 24: THE RELATIONSHIP BETWEEN THE STATES OF BITS 2 AND 0 (WITHIN THE JITTER ATTENUATOR CONTROL REGISTER) AND THE (1) ENABLE/DISABLE STATE OF THE JITTER ATTENUATOR, AND (2) THE SIZE OF THE JITTER ATTENUATOR FIFO	162
4.2.6.3 THE TRANSMIT CONTROL BLOCK	165
4.2.6.4 THE TRANSMIT PULSE SHAPING BLOCK	165
FIGURE 74. DS3 PULSE TEMPLATE MEASUREMENT - TAKEN WITH 0 FEET OF CABLE LOSS WITH THE TXLEV BIT SET TO "0"	167
FIGURE 75. DS3 PULSE TEMPLATE MEASUREMENT - TAKEN WITH 225 FEET OF CABLE LOSS WITH THE TXLEV BIT-FIELD SET TO "0"168	
FIGURE 76. DS3 PULSE TEMPLATE MEASUREMENTS - TAKEN WITH 225 FEET OF CABLE LOSS WITH THE TXLEV BIT-FIELD SET TO "1"169	
FIGURE 77. DS3 PULSE TEMPLATE MEASUREMENT - TAKEN WITH 450 FEET OF CABLE LOSS WITH THE TXLEV BIT-FIELD SET TO "1"170	
4.2.6.5 THE TRANSMIT LINE DRIVER BLOCK	170
4.2.6.6 THE TRANSMIT DRIVE MONITOR BLOCK	171
FIGURE 78. A SCHEMATIC DESIGN, DEPICTING THE REQUIRED CONNECTIONS FOR EXTERNAL TRANSMIT DRIVE MONITORING	172
FIGURE 79. A SCHEMATIC DESIGN, DEPICTING THE REQUIRED CONNECTIONS FOR INTERNAL TRANSMIT DRIVE MONITORING	175
4.2.6.7 INTERFACING THE TRANSMIT DS3/E3 LIU BLOCK TO THE LINE	177
FIGURE 80. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE TRANSMIT DS3/E3 LIU BLOCK (OF THE XRT79L71) TO THE LINE	
	177
4.3 THE RECEIVE DIRECTION	178
FIGURE 81. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE	178
4.3.1 RECEIVE DS3 LIU BLOCK	178
FIGURE 82. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE DS3 LIU BLOCK HIGHLIGHTED)	
	179
FIGURE 83. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71	180
4.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE	180
FIGURE 84. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XRT79L71) TO THE LINE	181
4.3.1.2 THE AUTOMATIC GAIN CONTROL BLOCK	181
4.3.1.3 THE RECEIVE EQUALIZER BLOCK	182
4.3.1.4 THE CLOCK AND DATA RECOVERY BLOCK	183
4.3.1.5 THE SFM (SINGLE-FREQUENCY MODE) SYNTHESIZER BLOCK	186
FIGURE 85. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE SFM SYNTHESIZER BLOCK FUNCTIONS WHENEVER IT HAS BEEN CONFIGURED TO OPERATE IN THE SFM MODE	187
FIGURE 86. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE SFM SYNTHESIZER BLOCK FUNCTIONS WHENEVER IT HAS BEEN CONFIGURED TO OPERATE IN THE MULTIPLEXER MODE	189
FIGURE 87. ILLUSTRATION OF RECOMMENDATIONS FOR THE DS3CLK/SFMCLK AND E3CLK INPUT PINS, IF THE SFM SYNTHESIZER BLOCK IS CONFIGURED TO OPERATE IN THE MULTIPLEXER MODE, ONLY TO SUPPORT DS3 MODE OPERATION	191
4.3.1.6 THE LOS DECLARATION AND CLEARANCE CRITERIA FOR DS3 APPLICATIONS	192
4.3.1.7 JITTER ATTENUATOR BLOCK	196
4.3.1.8 THE B3ZS DECODER BLOCK	196
4.3.1.9 PERFORMANCE CHARACTERISTICS OF THE RECEIVE DS3 LIU BLOCK	196
FIGURE 88. ILLUSTRATION OF TEST SET-UP TO PERFORM THE RECEIVE SENSITIVITY LOW-LEVEL TEST	197
TABLE 25: RECEIVE SENSITIVITY TEST RESULTS (DS3 APPLICATIONS)	198
FIGURE 89. ILLUSTRATION OF TEST SET-UP USED TO TEST THE XRT79L71 FOR INTERFERENCE MARGIN	198
TABLE 26: INTERFERENCE MARGIN TEST RESULTS FOR DS3 APPLICATIONS	199
4.3.1.10 Receive DS3/E3 LIU Block Interrupts	199
4.3.2 RECEIVE DS3 FRAMER BLOCK	199
FIGURE 90. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE DS3/E3 FRAMER BLOCK HIGHLIGHTED)	200
4.3.2.1 THE FRAME-ACQUISITION MODE	201
FIGURE 91. THE STATE MACHINE DIAGRAM FOR THE RECEIVE DS3 FRAMER BLOCK'S FRAME ACQUISITION/MAINTENANCE ALGORITHM	
	201
FIGURE 92. THE STATE MACHINE DIAGRAM FOR THE RECEIVE DS3 FRAMER BLOCK'S FRAME ACQUISITION/MAINTENANCE ALGORITHM (WITH THE F-BIT SEARCH STATE SHADED)	202
FIGURE 93. THE STATE MACHINE DIAGRAM FOR THE RECEIVE DS3 FRAMER BLOCK'S FRAME ACQUISITION/MAINTENANCE ALGORITHM (WITH THE M-BIT SEARCH STATE SHADED)	204
TABLE 27: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 2 (FRAMING WITH VALID P-BITS) WITHIN THE Rx DS3 CONFIGURATION AND STATUS REGISTER, AND THE RESULTING FRAMING ACQUISITION CRITERIA	205
4.3.2.2 THE FRAME-MAINTENANCE MODE - THE OOF/LOF DEFECT DECLARATION CRITERIA	205
TABLE 28: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (F-SYNC ALGO) WITHIN THE RECEIVE DS3 CONFIGURATION AND STATUS	

REGISTER, AND THE RESULTING F-BIT OOF DECLARATION CRITERIA FOR THE RECEIVE DS3 FRAMER BLOCK	206
TABLE 29: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 0 (M-SYNC ALGO) WITHIN THE RECEIVE DS3 CONFIGURATION AND STATUS REGISTER, AND THE RESULTING M-BIT OOF DECLARATION CRITERIA FOR THE RECEIVE DS3 FRAMER BLOCK	207
4.3.2.3 DECLARING AND CLEARING THE LOS DEFECT CONDITION	208
4.3.2.4 DECLARING AND CLEARING THE AIS DEFECT CONDITION	210
4.3.2.5 DECLARING AND CLEARING THE DS3 IDLE PATTERN	214
4.3.2.6 DECLARING AND CLEARING THE FERF INDICATOR	216
FIGURE 94. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL EQUIPMENT TRANSMITTING THE FERF/RDI INDICATOR TO THE REMOTE TERMINAL EQUIPMENT	217
4.3.2.7 DETECTING P-BIT ERRORS	218
4.3.2.8 DETECTING CP-BIT ERRORS	220
4.3.2.9 DETECTING CHANGES IN THE AIC BIT	221
4.3.2.10 DETECTING FEBE (FAR-END BLOCK ERROR) EVENTS	223
4.3.2.11 DETECTING FRAMING BIT ERRORS	224
4.3.2.12 Receive DS3/E3 Framer Block Interrupts	224
4.3.3 RECEIVE LAPD CONTROLLER BLOCK.....	224
FIGURE 95. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD CONTROLLER BLOCK HIGHLIGHTED).....	225
FIGURE 96. LAPD MESSAGE FRAME FORMAT	226
4.3.3.1 RECEIVING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES	227
TABLE 30: THE RELATIONSHIP BETWEEN THE CONTENTS WITHIN BITS 4 AND 5 (RxLAPDTYPE[1:0]) AND THE TYPE OF LAPD/PMDL MESSAGE RESIDING WITHIN THE RECEIVE LAPD MESSAGE BUFFER	230
FIGURE 97. LAPD MESSAGE FRAME FORMAT	230
FIGURE 98. FLOW-CHART DEPICTING AN APPROACH THAT CAN BE USED FOR READING OUT THE CONTENTS OF A NEWLY RECEIVED LAPD/ PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER	232
4.3.3.2 RECEIVING NON-STANDARD VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES)	232
FIGURE 99. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIVE LAPD/ PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER	236
4.3.3.3 Receive LAPD Controller Block Interrupts	236
4.3.4 RECEIVE FEAC CONTROLLER BLOCK.....	236
FIGURE 100. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE FEAC CONTROLLER BLOCK HIGHLIGHTED).....	237
FIGURE 101. THE BIT-FORMAT OF THE FEAC MESSAGE	237
4.3.4.1 OPERATION OF THE RECEIVE DS3 FEAC CONTROLLER BLOCK	238
FIGURE 102. FLOW DIAGRAM DEPICTING HOW THE RECEIVE FEAC CONTROLLER BLOCK FUNCTIONS	239
4.3.4.2 RECEIVE FEAC CONTROLLER BLOCK INTERRUPTS	239
4.3.5 RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK.....	239
FIGURE 103. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK HIGHLIGHTED).....	240
TABLE 31: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK	241
4.3.5.1 OPERATING THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK USING METHOD 1 - THE RxOHCLK METHOD	242
FIGURE 104. ILLUSTRATION ON HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK WHEN USING METHOD 1	243
TABLE 32: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN THE RxOHCLK SIGNAL, SINCE THE RxOHFRAME SIGNAL WAS LAST SAMPLED "HIGH" TO THE DS3 OVERHEAD BIT THAT IS BEING PROCESSED BY THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK	244
4.3.5.2 OPERATING THE RECEIVE OVERHEAD DATA INPUT INTERFACE BLOCK USING METHOD 2 - THE RxCLK/RxOHENABLE METHOD	245
FIGURE 105. ILLUSTRATION ON HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK WHEN USING METHOD 2	246
TABLE 33: THE RELATIONSHIP BETWEEN THE NUMBER OF PULSES IN THE RxOHENABLE SIGNAL, SINCE THE RxOHFRAME SIGNAL WAS LAST SAMPLED "HIGH" TO THE DS3 OVERHEAD BIT THAT IS BEING OUTPUT (VIA THE RxOH OUTPUT PIN) BY THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK	247
4.3.6 RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK	248
FIGURE 106. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK HIGHLIGHTED).....	249
TABLE 34: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK	250
4.3.6.1 SERIAL MODE OPERATION OF THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE	253
FIGURE 107. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK OF THE XRT79L71 FOR SERIAL MODE OPERATION	253
FIGURE 108. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR SERIAL MODE OPERATION	253

254

FIGURE 109. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE RECEIVE PAYLOAD DATA INPUT INTERFACE BLOCK OF THE XRT79L71 FOR GAPPED-CLOCK MODE OPERATIONS	256
FIGURE 110. An Illustration of the Behavior of the Receive Payload Data Output Interface Block signals, whenever it has been configured to operate in the "Gapped-Clock" Mode	256

4.3.6.2 NIBBLE-PARALLEL MODE OPERATION OF THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE 256

FIGURE 111. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK OF THE XRT79L71 FOR NIBBLE-PARALLEL MODE OPERATION.....	257
FIGURE 112. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR NIBBLE-PARALLEL MODE OPERATION.....	258

5.0 ARCHITECTURAL/FUNCTIONAL DESCRIPTION OF THE XRT 79L71 - E3, ITU-T G.751 MODE OPERATION 259

5.1 DESCRIPTION OF THE E3, ITU-T G.751 FRAME STRUCTURE AND THE OVERHEAD BITS 259

FIGURE 113. ILLUSTRATION OF THE E3, ITU-T G.751 FRAMING FORMAT	259
TABLE 35: THE RELATIONSHIP BETWEEN THE CONTENTS OF BITS 2 (FRAME FORMAT) AND 6 (IsDS3) WITHIN THE FRAMER OPERATING MODE REGISTER, AND THE RESULTING FRAMING FORMAT.....	260

FIGURE 114. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL EXCHANGING E3 DATA WITH A REMOTE TERMINAL, IN AN UN-ERRED MANNER.....	262
--	-----

FIGURE 115. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL TRANSMITTING THE UN-ERRED INDICATION TO THE REMOTE TERMINAL EQUIPMENT	262
--	-----

FIGURE 116. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL DECLARING THE LOS DEFECT CONDITION WITHIN ITS INCOMING E3 SIGNAL 263	263
---	-----

FIGURE 117. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL EQUIPMENT TRANSMITTING THE FERF/RDI INDICATOR TO THE REMOTE TERMINAL EQUIPMENT.....	263
--	-----

FIGURE 118. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL EXCHANGING E3 DATA WITH A REMOTE TERMINAL, IN AN UN-ERRED MANNER.....	264
--	-----

FIGURE 119. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL TRANSMITTING THE UN-ERRED INDICATION TO THE REMOTE TERMINAL EQUIPMENT	264
--	-----

FIGURE 120. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL DETECTING BIP-4 Nibble ERRORS WITHIN ITS INCOMING E3 SIGNAL 265	265
--	-----

FIGURE 121. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL EQUIPMENT TRANSMITTING THE FEBE/REI INDICATOR TO THE REMOTE TERMINAL EQUIPMENT	265
---	-----

5.2 THE TRANSMIT DIRECTION - E3, ITU-T G.751 CLEAR-CHANNEL FRAMER APPLICATIONS 266

FIGURE 122. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.751 CLEAR-CHANNEL FRAMER MODE	266
--	-----

5.2.1 TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK..... 267

FIGURE 123. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK HIGHLIGHTED)	267
--	-----

TABLE 36: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK	268
--	-----

TABLE 37: A SUMMARY OF THE "TRANSMIT PAYLOAD DATA INPUT INTERFACE" MODES	271
--	-----

5.2.1.1 MODE 1 - SERIAL/LOOP-TIMING MODE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK . 271

FIGURE 124. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK OF THE XRT79L71 FOR MODE 1 (SERIAL/LOOP-TIMING) OPERATION.....	272
--	-----

FIGURE 125. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 1 (SERIAL/LOOP-TIMING) MODE OPERATION.....	273
---	-----

5.2.1.2 MODE 2 - SERIAL/LOCAL-TIMING/FRAME SLAVE MODE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK 274

FIGURE 126. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 2 (SERIAL/LOCAL-TIMING/FRAME SLAVE) MODE OPERATION.....	274
---	-----

FIGURE 127. An ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 2 (SERIAL/LOCAL-TIMING/FRAME SLAVE) MODE OPERATION	276
---	-----

5.2.1.3 MODE 3 - SERIAL/LOCAL-TIMING/FRAME MASTER MODE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK 276

FIGURE 128. AN ILLUSTRATION AS TO HOW SHOULD INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 3 (SERIAL/ LOCAL-TIMING/FRAME-SLAVE) MODE OPERATION.....	277
---	-----

FIGURE 129. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 3 (SERIAL/LOCAL-TIMING/FRAME-MASTER) MODE OPERATION	278
--	-----

5.2.1.4 MODE 4 - NIBBLE-PARALLEL/LOOP-TIMING MODE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK 279

FIGURE 130. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK OF THE XRT79L71 FOR MODE 4 (NIBBLE-PARALLEL/LOOP-TIMING) OPERATION.....	279
---	-----

FIGURE 131. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 4 (NIBBLE-PARALLEL/ LOOP-TIMING) MODE OPERATION.....	281
---	-----

5.2.1.5 MODE 5 - NIBBLE-PARALLEL/LOCAL-TIMING/FRAME SLAVE MODE OPERATION FOR THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK 282

FIGURE 132. An ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 5 (NIBBLE-PARALLEL/	282
---	-----

LOCAL-TIMING/FRAME SLAVE) MODE OPERATION.....	283
FIGURE 133. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 5 (NIBBLE-PARALLEL LOCAL-TIMING/FRAME SLAVE) MODE OPERATION.....	284
5.2.1.6 MODE 6 - NIBBLE-PARALLEL/LOCAL-TIMING/FRAME MASTER MODE OPERATION FOR THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK	285
FIGURE 134. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 6 (NIBBLE-PARALLEL LOCAL-TIMING/FRAME MASTER) MODE OPERATION	286
FIGURE 135. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 6 (NIBBLE-PARALLEL LOCAL-TIMING/FRAME MASTER) MODE OPERATION.....	287
5.2.1.7 OPERATING THE TRANSMIT PAYLOAD DATA INPUT INTERFACE IN THE GAPPED CLOCK MODE	288
FIGURE 136. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK (OF THE XRT79L71) FOR GAPPED-CLOCK MODE OPERATIONS	290
FIGURE 137. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK OF THE XRT79L71 FOR NIBBLE-PARALLEL GAPPED-CLOCK MODE OPERATIONS.....	292
5.2.1.8 ACCEPTING AND INSERTING E3 OVERHEAD BYTES VIA THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK .	292
5.2.2 TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK.....	292
FIGURE 138. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK HIGHLIGHTED).....	293
TABLE 38: HOW THE TRANSMIT E3 FRAMER BLOCK INTERNALLY GENERATES EACH OF THE OVERHEAD BITS/BYTES - E3, ITU-T G.751 APPLICATIONS.....	294
TABLE 39: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK.....	295
5.2.2.1 OPERATING THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK USING METHOD 1 - THE TXOHCLK METHOD	296
FIGURE 139. ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK WHEN USING METHOD 1	296
TABLE 40: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN THE TXOHCLK SIGNAL, SINCE THE TXOHFRAME SIGNAL WAS LAST SAMPLED "HIGH" TO THE E3 OVERHEAD BIT THAT IS BEING PROCESSED BY THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK	297
FIGURE 140. ILLUSTRATION OF THE SIGNALING THAT MUST OCCUR BETWEEN THE SYSTEM-SIDE TERMINAL EQUIPMENT AND THE TRANSMIT OVERHEAD DATA INPUT INTERFACE OF THE XRT79L71, IN ORDER TO CONFIGURE THE XRT79L71 TO TRANSMIT THE FERF/RDI INDICATOR TO THE REMOTE TERMINAL EQUIPMENT (USING METHOD 1).....	298
5.2.2.2 OPERATING THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK USING METHOD 2 - THE TXINCLK/TXOHENABLE METHOD	299
FIGURE 141. ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK WHEN USING METHOD 2	300
TABLE 41: THE RELATIONSHIP BETWEEN THE NUMBER OF PULSES IN THE TXOHENABLE SIGNAL, SINCE THE TXOHFRAME SIGNAL WAS LAST SAMPLED "HIGH" TO THE E3 OVERHEAD BIT THAT IS CURRENTLY BEING PROCESSED BY THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK	301
FIGURE 142. ILLUSTRATION OF THE SIGNALING THAT MUST OCCUR BETWEEN THE SYSTEM-SIDE TERMINAL EQUIPMENT AND THE TRANSMIT OVERHEAD DATA INPUT INTERFACE OF THE XRT79L71, IN ORDER TO CONFIGURE THE XRT79L71 TO TRANSMIT THE FERF/RDI INDICATOR TO THE REMOTE TERMINAL EQUIPMENT (USING METHOD 2).....	302
5.2.3 TRANSMIT LAPD CONTROLLER BLOCK	303
FIGURE 143. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT LAPD CONTROLLER BLOCK HIGHLIGHTED).	304
FIGURE 144. LAPD MESSAGE FRAME FORMAT	305
TABLE 42: THE LAPD MESSAGE TYPE AND THE CORRESPONDING VALUE OF THE FIRST BYTE, WITHIN THE INFORMATION PAYLOAD (FOR STANDARD 76 OR 82 BYTE MESSAGES).....	306
5.2.3.1 TRANSMITTING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES	306
TABLE 43: A MAPPING OF THE VALUE TO BE WRITTEN INTO INDIRECT ADDRESS LOCATION 0x11B0 AND THE CORRESPONDING PMDL MESSAGE.....	310
FIGURE 145. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO WRITING THE PAYLOAD PORTION OF THE LAPD/PMDL MESSAGE INTO THE TRANSMIT LAPD MESSAGE BUFFER.....	312
5.2.3.2 TRANSMITTING NON-STANDARD VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES	314
FIGURE 146. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO WRITING IN THE REMAINING BYTES OF THE OUTBOUND MESSAGE INTO THE TRANSMIT LAPD MESSAGE BUFFER.....	318
5.2.3.3 Transmit -LAPD Controller Block Interrupt	321
5.2.4 TRANSMIT E3 FRAMER BLOCK.....	321
FIGURE 147. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE "TRANSMIT DS3/E3 FRAMER" BLOCK HIGHLIGHTED)	322
5.2.4.1 TRANSMITTING THE LOS PATTERN	322
5.2.4.2 TRANSMITTING THE E3 AIS PATTERN	323
5.2.4.3 TRANSMITTING THE FERF/RDI INDICATOR	323
5.2.4.4 TRANSMITTING THE FEBE/REI (FAR-END BLOCK ERROR/REMOTE ERROR) INDICATOR	324
FIGURE 148. A SIMPLE ILLUSTRATION OF A "NEAR-END" TERMINAL EXCHANGING E3 DATA WITH A REMOTE TERMINAL, IN AN UN-ERRED MAN-	

NER.....	326
FIGURE 149. A SIMPLE ILLUSTRATION OF THE "NEAR-END" TERMINAL TRANSMITTING THE "UN-ERRED" INDICATION TO THE REMOTE TERMINAL EQUIPMENT	326
FIGURE 150. A SIMPLE ILLUSTRATION OF A "NEAR-END" TERMINAL DETECTING BIP-4 NIBBLE ERRORS WITHIN ITS INCOMING E3 SIGNAL	327
FIGURE 151. A SIMPLE ILLUSTRATION OF THE "NEAR-END" TERMINAL EQUIPMENT TRANSMITTING THE FEBE/REI INDICATOR TO THE REMOTE TERMINAL EQUIPMENT.....	327
5.2.4.5 SETTING THE TRANSMIT E3 FRAMER BLOCK TIMING REFERENCE	329
5.2.4.6 CONTROLLING THE STATE OF THE N-BIT WITHIN THE OUTBOUND E3 DATA-STREAM	331
5.2.5 TRANSMIT DS3/E3 LIU BLOCK - E3 APPLICATIONS	331
FIGURE 152. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE "E3, ITU-T G.751 CLEAR-CHANNEL FRAMER" MODE (WITH THE "TRANSMIT DS3/E3 FRAMER" BLOCK HIGHLIGHTED).....	332
FIGURE 153. ILLUSTRATION OF THE TRANSMIT DS3/E3 LIU BLOCK WITHIN THE XRT79L71	333
5.2.5.1 THE HDB3 ENCODER BLOCK	333
5.2.5.2 THE JITTER ATTENUATOR BLOCK	333
FIGURE 154. AN ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE JITTER ATTENUATOR BLOCK	334
FIGURE 155. A SIMPLISTIC ILLUSTRATION OF THE ROLE/FUNCTION OF THE JITTER ATTENUATOR PLL BLOCK WITHIN THE XRT79L71.335	
FIGURE 156. A SIMPLE ILLUSTRATION OF THE JITTER TRANSFER CHARACTERISTICS OF EACH JITTER ATTENUATOR PLL (WITHIN THE XRT79L71)	336
FIGURE 157. ILLUSTRATION OF THE PHYSICAL ARCHITECTURE OF 2-CHANNEL JITTER ATTENUATOR FIFO ARCHITECTURE WITHIN THE JITTER ATTENUATOR BLOCK.....	337
FIGURE 158. ILLUSTRATION OF THE JITTER ATTENUATOR FIFO AND THE FIFO_WRITE AND FIFO_READ POINTERS.....	339
TABLE 44: THE RELATIONSHIP BETWEEN THE STATES OF BITS 2 AND 0 (WITHIN THE "JITTER ATTENUATOR CONTROL" REGISTER) AND THE (1) ENABLE/DISABLE STATE OF THE JITTER ATTENUATOR, AND (2) THE SIZE OF THE JITTER ATTENUATOR FIFO.....	341
5.2.5.3 THE TRANSMIT CONTROL BLOCK	344
5.2.5.4 THE TRANSMIT PULSE SHAPING BLOCK	344
FIGURE 159. E3 PULSE TEMPLATE MEASUREMENT - TAKEN WITH 0 FEET OF CABLE LOSS	345
5.2.5.5 THE TRANSMIT LINE DRIVER BLOCK	345
5.2.5.6 THE TRANSMIT DRIVE MONITOR BLOCK	346
FIGURE 160. A SCHEMATIC DESIGN, DEPICTING THE REQUIRED CONNECTIONS FOR "EXTERNAL" TRANSMIT DRIVE MONITORING	346
FIGURE 161. A SCHEMATIC DESIGN, DEPICTING THE REQUIRED CONNECTIONS FOR "INTERNAL" TRANSMIT DRIVE MONITORING	350
5.2.5.7 INTERFACING THE TRANSMIT DS3/E3 LIU BLOCK TO THE LINE	352
FIGURE 162. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE TRANSMIT DS3/E3 LIU BLOCK (OF THE XRT79L71) TO THE LINE	352
5.3 THE RECEIVE DIRECTION	354
FIGURE 163. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3 CLEAR-CHANNEL FRAMER MODE	354
5.3.1 THE RECEIVE E3 LIU BLOCK	354
FIGURE 164. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE "RECEIVE DS3/E3 LIU" BLOCK HIGHLIGHTED).....	355
FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71	356
5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE	356
FIGURE 166. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XRT79L71) TO THE LINE	357
5.3.1.2 THE AUTOMATIC GAIN CONTROL BLOCK	357
5.3.1.3 THE RECEIVE EQUALIZER BLOCK	357
5.3.1.4 THE CLOCK AND DATA RECOVERY BLOCK	358
5.3.1.5 THE SFM (SINGLE-FREQUENCY MODE) SYNTHESIZER BLOCK	361
FIGURE 167. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYNTHESIZER" BLOCK FUNCTIONS WHENEVER IT HAS BEEN CONFIGURED TO OPERATE IN THE "SFM" MODE.....	362
FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYNTHESIZER" BLOCK FUNCTIONS WHENEVER IT HAS BEEN CONFIGURED TO OPERATE IN THE "MULTIPLEXER" MODE.....	364
5.3.1.6 THE LOS DECLARATION AND CLEARANCE CRITERIA FOR E3 APPLICATIONS	365
FIGURE 169. ILLUSTRATION OF THE SIGNAL LEVELS THAT THE RECEIVE DS3/E3 LIU BLOCK WILL DECLARE AND CLEAR THE LOS DEFECT CONDITION (FOR E3 APPLICATIONS).....	366
FIGURE 170. THE BEHAVIOR THE LOS OUTPUT INDICATOR, IN RESPONSE TO THE LOSS OF SIGNAL, AND THE RESTORATION OF SIGNAL.	367
5.3.1.7 JITTER ATTENUATOR BLOCK	368
5.3.1.8 THE HDB3 DECODER BLOCK	369
5.3.1.9 PERFORMANCE CHARACTERISTICS OF THE RECEIVE E3 LIU BLOCK	369
FIGURE 171. ILLUSTRATION OF TEST SET-UP TO PERFORM THE "RECEIVE SENSITIVITY LOW-LEVEL" TEST.....	369
TABLE 45: RECEIVE SENSITIVITY TEST RESULTS (E3 APPLICATIONS)	370
FIGURE 172. ILLUSTRATION OF TEST SET-UP USED TO TEST THE XRT79L71 FOR INTERFERENCE MARGIN	370
TABLE 46: INTERFERENCE MARGIN TEST RESULTS FOR E3 APPLICATIONS	371

5.3.1.10 RECEIVE DS3/E3 LIU BLOCK INTERRUPTS	371
5.3.2 THE RECEIVE E3 FRAMER BLOCK	371
FIGURE 173. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE "RECEIVE DS3/E3 FRAMER" BLOCK HIGHLIGHTED).....	372
5.3.2.1 THE FRAME-ACQUISITION MODES	373
FIGURE 174. THE RECEIVE E3 FRAMER BLOCK'S FRAME ACQUISITION/MAINTENANCE ALGORITHM - E3, ITU-T G.751 APPLICATIONS.....	373
FIGURE 175. THE STATE MACHINE DIAGRAM FOR THE RECEIVE E3 FRAMER BLOCK'S "FRAME ACQUISITION/MAINTENANCE" ALGORITHM (WITH THE "FAS PATTERN SEARCH STATE" SHADED)	374
FIGURE 176. THE STATE MACHINE DIAGRAM FOR THE RECEIVE E3 FRAMER BLOCK'S "FRAME ACQUISITION/MAINTENANCE" ALGORITHM (WITH THE "FAS PATTERN VERIFICATION STATE" SHADED)	375
FIGURE 177. THE STATE MACHINE DIAGRAM FOR THE RECEIVE E3 FRAMER BLOCK'S "FRAME ACQUISITION/MAINTENANCE" ALGORITHM (WITH THE "OOF STATE" SHADED)	376
5.3.2.2 THE FRAME-MAINTENANCE MODE - THE OOF AND LOF DECLARATION CRITERIA	379
5.3.2.3 DECLARING AND CLEARING THE LOS DEFECT CONDITION	380
5.3.2.4 DECLARING AND CLEARING THE AIS DEFECT CONDITION	382
5.3.2.5 DECLARING AND CLEARING THE FERF/RDI DEFECT CONDITION	384
FIGURE 178. FA SIMPLE ILLUSTRATION OF THE "NEAR-END" TERMINAL EQUIPMENT TRANSMITTING THE FERF/RDI INDICATOR TO THE REMOTE TERMINAL EQUIPMENT.....	385
5.3.2.6 DETECTING BIP-4 NIBBLE ERRORS	388
5.3.2.7 DETECTING FEBE/REI (FAR-END BLOCK ERROR/REMOTE ERROR INDICATOR) EVENTS	390
5.3.2.8 DETECTING FAS PATTERN ERRORS	391
5.3.2.9 MONITORING THE STATE OF THE N-BIT IN THE INCOMING E3 DATA STREAM	392
5.3.3 THE RECEIVE LAPD CONTROLLER BLOCK	392
FIGURE 179. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE "RECEIVE LAPD CONTROLLER" BLOCK HIGHLIGHTED)	393
FIGURE 180. LAPD MESSAGE FRAME FORMAT	394
5.3.3.1 RECEIVING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES	395
TABLE 47: THE RELATIONSHIP BETWEEN THE CONTENTS WITHIN BITS 4 AND 5 (RxLAPDTYPE[1:0]) AND THE TYPE OF LAPD/PMDL MESSAGE RESIDING WITHIN THE RECEIVE LAPD MESSAGE BUFFER	398
FIGURE 181. LAPD MESSAGE FRAME FORMAT	399
FIGURE 182. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE FOR READING OUT THE CONTENTS OF A NEWLY RECEIVED LAPD/ PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER	400
5.3.3.2 RECEIVING "NON-STANDARD" VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES	400
FIGURE 183. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIVE LAPD/ PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER.	404
5.3.3.3 RECEIVE LAPD CONTROLLER BLOCK INTERRUPTS	404
5.3.4 THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK	404
FIGURE 184. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE "RECEIVE OVERHEAD DATA OUTPUT INTERFACE" BLOCK HIGHLIGHTED)	405
TABLE 48: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK	406
5.3.4.1 OPERATING THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK USING METHOD 1 - THE "RxOHCLK" METHOD	408
FIGURE 185. ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" TO THE "RECEIVE OVERHEAD DATA OUTPUT INTERFACE" BLOCK WHEN USING "METHOD 1"	408
TABLE 49: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN THE RxOHCLK SIGNAL, SINCE THE RxOHFRAME SIGNAL WAS LAST SAMPLED "HIGH" TO THE E3 OVERHEAD BIT THAT IS BEING PROCESSED BY THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK	409
5.3.4.2 OPERATING THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK USING METHOD 2 - THE "RxCLK/RxOHENABLE" METHOD	409
FIGURE 186. ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" TO THE "RECEIVE OVERHEAD DATA OUTPUT INTERFACE" BLOCK WHEN USING "METHOD 2"	410
TABLE 50: THE RELATIONSHIP BETWEEN THE NUMBER OF PULSES IN THE "RxOHENABLE" SIGNAL, SINCE THE RxOHFRAME SIGNAL WAS LAST SAMPLED "HIGH" TO THE E3 OVERHEAD BIT THAT IS BEING OUTPUT (VIA THE RxOH OUTPUT PIN) BY THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK.....	411
FIGURE 187. An illustration of the behavior of Receive Overhead Data Output Interface block signals, whenever the "Method 2" approach to Data Extraction is used.....	411
5.3.5 THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK	411
FIGURE 188. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE "RECEIVE PAYLOAD DATA OUTPUT INTERFACE" BLOCK HIGHLIGHTED).	412
TABLE 51: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK	413
5.3.5.1 SERIAL MODE OPERATION OF THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE	416
FIGURE 189. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" TO THE "RECEIVE PAYLOAD DATA OUT-	

PUT INTERFACE" BLOCK (OF THE XRT79L71) FOR SERIAL MODE OPERATION	416
FIGURE 190. AN ILLUSTRATION OF THE BEHAVIOR OF THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR "SERIAL MODE" OPERATION	
417	
FIGURE 191. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE" TERMINAL EQUIPMENT TO THE "RECEIVE PAYLOAD DATA INPUT INTERFACE" BLOCK (OF THE XRT79L71) FOR "GAPPED-CLOCK" MODE OPERATIONS	419
5.3.5.2 NIBBLE-PARALLEL MODE OPERATION OF THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE	419
FIGURE 192. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" TO THE "RECEIVE PAYLOAD DATA OUTPUT INTERFACE" BLOCK (OF THE XRT79L71) FOR "NIBBLE-PARALLEL MODE" OPERATION.....	420
FIGURE 193. AN ILLUSTRATION OF THE BEHAVIOR OF THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR "NIBBLE-PARALLEL MODE" OPERATION	421
6.0 ARCHITECTURAL/FUNCTIONAL DESCRIPTION OF THE XRT 79L71 - E3, ITU-T G.832 MODE OPERATION	421
6.1 DESCRIPTION OF THE E3, ITU-T G.832 FRAME STRUCTURE AND OVERHEAD BITS	421
FIGURE 194. ILLUSTRATION OF THE E3, ITU-T G.832 FRAMING FORMAT	422
TABLE 52: THE RELATIONSHIP BETWEEN THE CONTENTS OF BITS 2 (FRAME FORMAT) AND 6 (IsDS3) WITHIN THE FRAMER OPERATING MODE REGISTER, AND THE RESULTING FRAMING FORMAT.....	423
TABLE 53: THE BYTE-FORMAT OF THE TRAIL-TRACE MESSAGE THAT THIS BEING TRANSPORTED VIA AN E3 DATA-STREAM VIA THE TR BYTE 424	
FIGURE 195. THE BIT FORMAT OF THE Post October 1988 VERSION OF THE MA BYTE	425
FIGURE 196. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL EXCHANGING E3 DATA WITH A REMOTE TERMINAL, IN AN UN-ERRED MANNER.....	426
FIGURE 197. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL TRANSMITTING THE UN-ERRED INDICATION TO THE REMOTE TERMINAL EQUIPMENT	426
FIGURE 198. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL DECLARING THE LOS DEFECT CONDITION WITHIN ITS INCOMING E3 SIGNAL 427	
FIGURE 199. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL EQUIPMENT TRANSMITTING THE FERF/RDI INDICATOR TO THE REMOTE TERMINAL EQUIPMENT.....	427
FIGURE 200. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL EXCHANGING E3 DATA WITH A REMOTE TERMINAL, IN AN UN-ERRED MANNER.....	428
FIGURE 201. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL TRANSMITTING THE UN-ERRED INDICATION TO THE REMOTE TERMINAL EQUIPMENT	428
FIGURE 202. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL DETECTING EM BYTE ERRORS WITHIN ITS INCOMING E3 SIGNAL..	429
FIGURE 203. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL EQUIPMENT TRANSMITTING THE FEBE/REI INDICATOR TO THE REMOTE TERMINAL EQUIPMENT.....	429
TABLE 54: THE RELATIONSHIP BETWEEN THE CONTENTS OF THE PAYLOAD TYPE[2:0] BIT-FIELDS AND THE TYPE OF DATA BEING TRANSPORTED VIA THE PAYLOAD BYTES WITHIN A GIVEN E3 DATA-STREAM	430
TABLE 55: THE RELATIONSHIP BETWEEN THE VALUES OF BITS 6 AND 7 (SSM MULTI-FRAME INDICATOR) AND THE SSM BIT THAT IS BEING TRANSPORTED VIA BIT 8 (SSM Bit) WITHIN THE MA BYTE OF THE CURRENT E3 FRAME	430
	431
6.2 THE TRANSMIT DIRECTION - E3, ITU-T G.832 CLEAR-CHANNEL FRAMER APPLICATIONS	431
FIGURE 204. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE	432
6.2.1 TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK.....	432
FIGURE 205. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE "TRANSMIT PAYLOAD DATA INPUT INTERFACE' BLOCK HIGHLIGHTED).....	433
TABLE 56: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE TRANSMIT PAYLOAD DATA INPUT INTERFACE Block	434
TABLE 57: A SUMMARY OF THE "TRANSMIT PAYLOAD DATA INPUT INTERFACE" MODES	437
6.2.1.1 MODE 1 - SERIAL/LOOP-TIMING MODE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK .	437
FIGURE 206. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE" TERMINAL EQUIPMENT TO THE "TRANSMIT PAYLOAD DATA INPUT INTERFACE" BLOCK (OF THE XRT79L71) FOR MODE 1 (SERIAL/LOOP-TIMING) OPERATION	438
FIGURE 207. AN ILLUSTRATION OF THE BEHAVIOR OF THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR MODE 1 (SERIAL/LOOP-TIMING) MODE OPERATION.....	439
6.2.1.2 MODE 2 - SERIAL/LOCAL-TIMING/FRAME SLAVE MODE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK	440
FIGURE 208. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR MODE 2 (SERIAL/LOCAL-TIMING/FRAME SLAVE) MODE OPERATION.....	440
FIGURE 209. ILLUSTRATION OF THE BEHAVIOR OF THE "SYSTEM-SIDE TERMINAL EQUIPMENT/TRANSMIT PAYLOAD DATA INPUT INTERFACE" SIGNALS FOR MODE 2 OPERATION	442
6.2.1.3 MODE 3 - SERIAL/LOCAL-TIMING/FRAME MASTER MODE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK	442
FIGURE 210. AN ILLUSTRATION AS TO HOW SHOULD INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR MODE 3 (SERIAL/ LOCAL-TIMING/FRAME-SLAVE) MODE OPERATION.....	443
FIGURE 211. AN ILLUSTRATION OF THE BEHAVIOR OF THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR MODE 3 (SERIAL/LOCAL- TIMING/FRAME-MASTER) MODE OPERATION.....	444
6.2.1.4 MODE 4 - NIBBLE-PARALLEL/LOOP-TIMING MODE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE	

BLOCK	445
FIGURE 212. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" TO THE "TRANSMIT PAYLOAD DATA INPUT INTERFACE" BLOCK (OF THE XRT79L71) FOR MODE 4 (NIBBLE-PARALLEL/LOOP-TIMING) OPERATION.....	445
FIGURE 213. AN ILLUSTRATION OF THE BEHAVIOR OF THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR MODE 4 (NIBBLE-PARALLEL/LOOP-TIMING) MODE OPERATION.....	447
6.2.1.5 MODE 5 - NIBBLE-PARALLEL/LOCAL-TIMING/FRAME SLAVE MODE OPERATION FOR THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK	447
FIGURE 214. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR MODE 5 (NIBBLE-PARALLEL/LOCAL-TIMING/FRAME SLAVE) MODE OPERATION.....	448
FIGURE 215. AN ILLUSTRATION OF THE BEHAVIOR OF THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR MODE 5 (NIBBLE-PARALLEL/LOCAL-TIMING/FRAME SLAVE) MODE OPERATION.....	450
6.2.1.6 MODE 6 - NIBBLE-PARALLEL/LOCAL-TIMING/FRAME MASTER MODE OPERATION FOR THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK	450
FIGURE 216. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR MODE 6 (NIBBLE-PARALLEL/LOCAL-TIMING/FRAME MASTER) MODE OPERATION.....	451
FIGURE 217. AN ILLUSTRATION OF THE BEHAVIOR OF THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR MODE 6 (NIBBLE-PARALLEL/LOCAL-TIMING/FRAME MASTER) MODE OPERATION.....	452
6.2.1.7 OPERATING THE TRANSMIT PAYLOAD DATA INPUT INTERFACE IN THE GAPPED CLOCK MODE	453
FIGURE 218. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE" TERMINAL EQUIPMENT TO THE "TRANSMIT PAYLOAD DATA INPUT INTERFACE" BLOCK (OF THE XRT79L71) FOR "GAPPED-CLOCK" MODE OPERATIONS.....	455
FIGURE 219. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE" TERMINAL EQUIPMENT TO THE "TRANSMIT PAYLOAD DATA INPUT INTERFACE" BLOCK (OF THE XRT79L71) FOR NIBBLE-PARALLEL GAPPED-CLOCK MODE OPERATIONS	457
6.2.1.8 ACCEPTING AND INSERTING E3 OVERHEAD BYTES VIA THE "TRANSMIT PAYLOAD DATA INPUT INTERFACE" BLOCK	457
6.2.2 TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK	457
FIGURE 220. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK HIGHLIGHTED).....	458
TABLE 58: HOW THE TRANSMIT E3 FRAMER BLOCK INTERNALLY GENERATES EACH OF THE OVERHEAD BITS/BYTES - E3, ITU-T G.832 APPLICATIONS.....	459
TABLE 59: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK	460
6.2.2.1 OPERATING THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK USING METHOD 1 - THE TXOHCLK METHOD	461
FIGURE 221. ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK WHEN USING METHOD 1	461
TABLE 60: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN THE TXOHCLK SIGNAL, SINCE THE TXOHFRAME SIGNAL WAS LAST SAMPLED "HIGH" TO THE E3 OVERHEAD BIT THAT IS BEING PROCESSED BY THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK	462
FIGURE 222. ILLUSTRATION OF THE SIGNALING THAT MUST OCCUR BETWEEN THE SYSTEM-SIDE TERMINAL EQUIPMENT AND THE TRANSMIT OVERHEAD DATA INPUT INTERFACE OF THE XRT79L71, IN ORDER TO CONFIGURE THE XRT79L71 TO TRANSMIT THE FERF/RDI INDICATOR TO THE REMOTE TERMINAL EQUIPMENT (USING METHOD 1).....	465
6.2.2.2 OPERATING THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK USING METHOD 2 - THE TXINCLK/TXOHENABLE METHOD	465
FIGURE 223. ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK WHEN USING METHOD 2	466
TABLE 61: THE RELATIONSHIP BETWEEN THE NUMBER OF PULSES IN THE TXOHENABLE SIGNAL, SINCE THE TXOHFRAME SIGNAL WAS LAST SAMPLED "HIGH" TO THE E3 OVERHEAD BIT THAT IS CURRENTLY BEING PROCESSED BY THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK	467
FIGURE 224. ILLUSTRATION OF THE SIGNALING THAT MUST OCCUR BETWEEN THE SYSTEM-SIDE TERMINAL EQUIPMENT AND THE TRANSMIT OVERHEAD DATA INPUT INTERFACE OF THE XRT79L71, IN ORDER TO CONFIGURE THE XRT79L71 TO TRANSMIT THE FERF/RDI INDICATOR TO THE REMOTE TERMINAL EQUIPMENT (USING METHOD 2).....	470
6.2.3 TRANSMIT LAPD CONTROLLER BLOCK	471
FIGURE 225. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3 , ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT LAPD CONTROLLER BLOCK HIGHLIGHTED).....	471
FIGURE 226. LAPD MESSAGE FRAME FORMAT	472
TABLE 62: THE LAPD MESSAGE TYPE AND THE CORRESPONDING VALUE OF THE FIRST BYTE, WITHIN THE INFORMATION PAYLOAD FOR STANDARD 76 OR 82 BYTE MESSAGES	473
6.2.3.1 TRANSMITTING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES	473
TABLE 63: A MAPPING OF THE VALUE TO BE WRITTEN INTO INDIRECT ADDRESS LOCATION 0x11B0 AND THE CORRESPONDING PMDL MESSAGE.....	478
FIGURE 227. -FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO WRITING THE PAYLOAD PORTION OF THE LAPD/PMDL MESSAGE INTO THE TRANSMIT LAPD MESSAGE BUFFER.....	479
6.2.3.2 TRANSMITTING NON-STANDARD VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES	481
FIGURE 228. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO WRITING IN THE REMAINING BYTES OF THE OUTBOUND MESSAGE INTO THE TRANSMIT LAPD MESSAGE BUFFER.....	485
6.2.3.3 Transmit LAPD Controller Block Interrupt	488
6.2.4 TRANSMIT TRAIL-TRACE MESSAGE CONTROLLER BLOCK	488

FIGURE 229. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT TRAIL-TRACE MESSAGE CONTROLLER BLOCK HIGHLIGHTED).....	489
6.2.4.1 AN INTRODUCTION TO TRAIL-TRACE MESSAGES	489
TABLE 64: THE BYTE-FORMAT OF THE TRAIL-TRACE MESSAGE THAT THIS BEING TRANSPORTED VIA AN E3 DATA-STREAM VIA THE TR BYTE 490	
6.2.4.2 CONFIGURING THE XRT79L71 TO TRANSMIT TRAIL-TRACE MESSAGES	490
6.2.5 TRANSMIT SSM CONTROLLER BLOCK.....	494
FIGURE 230. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT SSM CONTROLLER BLOCK HIGHLIGHTED).....	495
6.2.5.1 AN INTRODUCTION TO SSM (SYNCHRONIZATION STATUS MESSAGES)	495
FIGURE 231. THE BIT-FORMAT OF THE MA-BYTE WITHIN THE E3, ITU-T G.832 FRAMING FORMAT.....	495
TABLE 65: THE RELATIONSHIP BETWEEN THE STATES OF BITS 6 AND 7 (WITHIN THE MA BYTE) AND THE EXACT SSM BIT THAT IS BEING TRANSPORTED VIA BIT 8, WITHIN THE CURRENT MA BYTE.....	496
6.2.5.2 CONFIGURING THE XRT79L71 TO TRANSMIT SYNCHRONIZATION STATUS MESSAGES	496
6.2.6 TRANSMIT E3 FRAMER BLOCK.....	497
FIGURE 232. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT DS3/E3 FRAMER BLOCK HIGHLIGHTED)	498
6.2.6.1 TRANSMITTING THE LOS PATTERN	498
6.2.6.2 TRANSMITTING THE E3 AIS PATTERN	499
6.2.6.3 TRANSMITTING THE FERF/RDI INDICATOR	499
FIGURE 233. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK DECLARING THE LOS DEFECT Condition	502
FIGURE 234. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK, TRANSMITTING AN E3 FRAME TO THE REMOTE TERMINAL WITH THE FERF/RDI BIT SET TO "1"	503
FIGURE 235. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK RECEIVING A PROPER E3 SIGNAL FROM THE REMOTE TERMINAL EQUIPMENT (E.G., THE LOS DEFECT Condition IS CLEARED)	504
FIGURE 236. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK TRANSMITTING AN E3 FRAME TO THE REMOTE TERMINAL EQUIPMENT WITH THE FERF/RDI BIT-FIELD SET TO "0".....	505
6.2.6.4 TRANSMITTING THE FEBE/REI (FAR-END BLOCK ERROR/REMOTE ERROR) INDICATOR	505
FIGURE 237. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL EXCHANGING E3 DATA WITH A REMOTE TERMINAL, IN AN UN-ERRED MANNER.....	506
FIGURE 238. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL TRANSMITTING THE UN-ERRED INDICATION TO THE REMOTE TERMINAL EQUIPMENT	506
FIGURE 239. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL DETECTING EM BYTE ERRORS WITHIN ITS INCOMING E3 SIGNAL..	507
FIGURE 240. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL EQUIPMENT TRANSMITTING THE FEBE/REI INDICATOR TO THE REMOTE TERMINAL EQUIPMENT	507
6.2.6.5 Setting the Payload-Type Bit-fields within the outbound E3 Data-stream	509
6.2.6.6 User Control over the GC Byte within the outbound E3 data-stream	509
6.2.6.7 User Control over the NR Byte within the outbound E3 data-stream	509
6.2.6.8 SETTING THE TRANSMIT E3 FRAMER BLOCK TIMING REFERENCE	509
6.2.7 TRANSMIT DS3/E3 LIU INTERFACE BLOCK - E3 APPLICATIONS	511
FIGURE 241. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT DS3/E3 LIU BLOCK HIGHLIGHTED)	512
6.3 THE RECEIVE DIRECTION - E3, ITU-T G.832 CLEAR-CHANNEL FRAMER APPLICATIONS	512
FIGURE 242. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3 CLEAR-CHANNEL FRAMER MODE	513
6.3.1 THE RECEIVE E3 LIU BLOCK	513
FIGURE 243. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE "RECEIVE DS3/E3 LIU" BLOCK HIGHLIGHTED)	514
6.3.2 THE RECEIVE E3 FRAMER BLOCK	514
FIGURE 244. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE DS3/E3 FRAMER BLOCK HIGHLIGHTED).....	515
6.3.2.1 THE FRAME-ACQUISITION MODES	515
FIGURE 245. THE RECEIVE E3 FRAMER BLOCK'S FRAME ACQUISITION/MAINTENANCE ALGORITHM - E3, ITU-T G.832 APPLICATIONS	516
FIGURE 246. THE STATE MACHINE DIAGRAM FOR THE RECEIVE E3 FRAMER BLOCK'S FRAME ACQUISITION/MAINTENANCE ALGORITHM (WITH THE FA1 AND FA2 OCTET SEARCH STATE SHADED).....	517
FIGURE 247. THE STATE MACHINE DIAGRAM FOR THE RECEIVE E3 FRAMER BLOCK'S FRAME ACQUISITION/MAINTENANCE ALGORITHM (WITH THE FA1 AND FA2 OCTET VERIFICATION STATE SHADED).....	518
FIGURE 248. THE STATE MACHINE DIAGRAM FOR THE RECEIVE E3 FRAMER BLOCK'S FRAME ACQUISITION/MAINTENANCE ALGORITHM (WITH THE OOF STATE SHADED)	519
6.3.2.2 THE FRAME-MAINTENANCE MODE - THE OOF AND LOF DEFECT DECLARATION CRITERIA	522

6.3.2.3 DECLARING AND CLEARING THE LOS DEFECT CONDITION	523
6.3.2.4 DECLARING AND CLEARING THE AIS DEFECT CONDITION	525
6.3.2.5 DECLARING AND CLEARING THE FERF/RDI DEFECT CONDITION	527
FIGURE 249. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL EQUIPMENT TRANSMITTING THE FERF/RDI INDICATOR TO THE REMOTE TERMINAL EQUIPMENT	527
6.3.2.6 DETECTING EM BYTE ERRORS	530
6.3.2.7 DETECTING FEBE/REI (FAR-END BLOCK ERROR/REMOTE ERROR INDICATOR) EVENTS	531
6.3.2.8 DETECTING FRAMING BYTE ERRORS	533
6.3.2.9 DECLARING AND CLEARING THE PAYLOAD-TYPE MISMATCH DEFECT CONDITION	534
6.3.2.10 MONITORING THE GC BYTE WITHIN THE INCOMING E3 DATA-STREAM	534
6.3.2.11 MONITORING THE NR BYTE WITHIN THE INCOMING E3 DATA-STREAM	534
6.3.3 RECEIVE TRAIL-TRACE MESSAGE CONTROLLER BLOCK	534
FIGURE 250. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE TRAIL-TRACE MESSAGE CONTROLLER BLOCK HIGHLIGHTED)	534
6.3.3.1 AN INTRODUCTION TO TRAIL-TRACE MESSAGES	534
TABLE 66: THE BYTE-FORMAT OF THE TRAIL-TRACE MESSAGE THAT THIS BEING TRANSPORTED VIA AN E3 DATA-STREAM VIA THE TR BYTE	535
6.3.3.2 CONFIGURING THE XRT79L71 TO RECEIVE TRAIL-TRACE MESSAGES	535
6.3.3.3 Receive Trail-Trace Message Controller Block Interrupt	539
6.3.4 RECEIVE SSM CONTROLLER BLOCK	539
FIGURE 251. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE SSM CONTROLLER BLOCK HIGHLIGHTED)	540
6.3.4.1 AN INTRODUCTION TO SSM (SYNCHRONIZATION STATUS MESSAGES)	540
FIGURE 252. THE BIT-FORMAT OF THE MA-BYTE WITHIN THE E3, ITU-T G.832 FRAMING FORMAT	540
TABLE 67: THE RELATIONSHIP BETWEEN THE STATES OF BITS 6 AND 7 (WITHIN THE MA BYTE) AND THE EXACT SSM BIT THAT IS BEING TRANSPORTED VIA BIT 8, WITHIN THE CURRENT MA BYTE	541
6.3.4.2 CONFIGURING THE XRT79L71 TO RECEIVE SYNCHRONIZATION STATUS MESSAGES	541
6.3.4.3 READING OUT THE SSM FROM THE XRT79L71	541
6.3.4.4 RECEIVE SSM CONTROLLER BLOCK INTERRUPTS	542
TABLE 68: THE RELATIONSHIP BETWEEN THE STATES OF BITS 6 AND 7 (WITHIN THE MA BYTE) AND THE EXACT SSM BIT THAT IS BEING TRANSPORTED VIA BIT 8, WITHIN THE CURRENT MA BYTE	545
6.3.5 RECEIVE LAPD CONTROLLER BLOCK	549
FIGURE 253. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD CONTROLLER BLOCK HIGHLIGHTED)	549
FIGURE 254. LAPD MESSAGE FRAME FORMAT	550
6.3.5.1 RECEIVING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES	551
TABLE 69: THE RELATIONSHIP BETWEEN THE CONTENTS WITHIN BITS 4 AND 5 (RxLAPDTYPE[1:0]) AND THE TYPE OF LAPD/PMDL MESSAGE RESIDING WITHIN THE RECEIVE LAPD MESSAGE BUFFER	555
FIGURE 255. LAPD MESSAGE FRAME FORMAT	555
FIGURE 256. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE FOR READING OUT THE CONTENTS OF A NEWLY RECEIVED LAPD/PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER	557
6.3.5.2 RECEIVING NON-STANDARD VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES)	557
FIGURE 257. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIVE LAPD/PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER	562
6.3.5.3 Receive LAPD Controller Block Interrupt	562
6.3.6 RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK	562
FIGURE 258. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE "RECEIVE OVERHEAD DATA OUTPUT INTERFACE" BLOCK HIGHLIGHTED)	563
TABLE 70: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK	564
6.3.6.1 METHOD 1 - OPERATING THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK USING THE "RxOHCLK" METHOD	565
FIGURE 259. ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" TO THE "RECEIVE OVERHEAD DATA OUTPUT INTERFACE" BLOCK WHEN USING "METHOD 1"	566
TABLE 71: RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN THE RxOHCLK SIGNAL, SINCE THE RxOHFRAME SIGNAL WAS LAST SAMPLED "HIGH" TO THE E3 OVERHEAD BIT THAT IS BEING PROCESSED BY THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK	567
6.3.6.2 OPERATING THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK USING METHOD 2 - THE "RxCLK/RxOHENABLE" METHOD	568
FIGURE 260. ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" TO THE "RECEIVE OVERHEAD DATA OUTPUT INTERFACE" BLOCK WHEN USING "METHOD 2"	569
TABLE 72: RELATIONSHIP BETWEEN THE NUMBER OF PULSES IN THE "RxOHENABLE" SIGNAL, SINCE THE RxOHFRAME SIGNAL WAS LAST SAMPLED "HIGH" TO THE E3 OVERHEAD BIT THAT IS BEING OUTPUT (VIA THE RxOH OUTPUT PIN) BY THE RECEIVE OVERHEAD	

<i>DATA OUTPUT INTERFACE BLOCK.....</i>	570
6.3.7 RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK	571
FIGURE 261. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE "RECEIVE PAYLOAD DATA OUTPUT INTERFACE" BLOCK HIGHLIGHTED).....	572
TABLE 73: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE Block.....	573
6.3.7.1 SERIAL MODE OPERATION OF THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE	576
FIGURE 262. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" TO THE "RECEIVE PAYLOAD DATA OUTPUT INTERFACE" BLOCK (OF THE XRT79L71) FOR "SERIAL MODE" OPERATION.....	576
FIGURE 263. AN ILLUSTRATION OF THE BEHAVIOR OF THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR "SERIAL MODE" OPERATION.....	577
FIGURE 264. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE" TERMINAL EQUIPMENT TO THE "RECEIVE PAYLOAD DATA INPUT INTERFACE" BLOCK (OF THE XRT79L71) FOR "GAPPED-CLOCK" MODE OPERATIONS	579
6.3.7.2 NIBBLE-PARALLEL MODE OPERATION OF THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE	579
FIGURE 265. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" TO THE "RECEIVE PAYLOAD DATA OUTPUT INTERFACE" BLOCK (OF THE XRT79L71) FOR "NIBBLE-PARALLEL MODE" OPERATION.....	580
FIGURE 266. AN ILLUSTRATION OF THE BEHAVIOR OF THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR "NIBBLE-PARALLEL MODE" OPERATION.....	581
7.0 DIAGNOSTIC OPERATION - CLEAR-CHANNEL FRAMER MODE	581
7.1 THE LOOPBACK MODES AVAILABLE WITHIN THE XRT79L71	581
7.1.1 THE LIU ANALOG LOCAL LOOP-BACK MODE	582
FIGURE 267. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT79L71 (WHEN CONFIGURED TO OPERATE IN THE CLEAR-CHANNEL FRAMER" MODE) WITH THE "LIU ANALOG LOCAL LOOP-BACK" PATH INDICATED.....	582
7.1.2 THE LIU DIGITAL LOCAL LOOP-BACK MODE.....	584
FIGURE 268. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT79L71 (WHEN CONFIGURED TO OPERATE IN THE "CLEAR-CHANNEL FRAMER" MODE) WITH THE "LIU DIGITAL LOCAL LOOP-BACK" PATH INDICATED.....	584
7.1.3 THE LIU REMOTE LOOP-BACK MODE.....	585
FIGURE 269. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT79L71 (WHEN CONFIGURED TO OPERATE IN THE "CLEAR-CHANNEL FRAMER" MODE) WITH THE "LIU REMOTE LOOP-BACK" PATH INDICATED	586
7.1.4 THE FRAMER LOCAL LOOP-BACK MODE	587
FIGURE 270. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT79L71 (WHEN CONFIGURED TO OPERATE IN THE "CLEAR-CHANNEL FRAMER" MODE) WITH THE "FRAMER LOCAL LOOP-BACK" PATH INDICATED	588
7.2 USING THE PRBS PATTERN GENERATOR AND RECEIVER	589
7.2.1 ENABLING THE PRBS PATTERN GENERATOR AND RECEIVER.....	590
7.2.2 CHECKING FOR "PRBS LOCK".....	590
7.2.3 CHECKING FOR PRBS BIT ERRORS	591
ORDERING INFORMATION	593
PACKAGE DIMENSIONS	593
208 SHRINK THIN BALL GRID ARRAY (17.0 MM X 17.0 MM, STBGA)	593
<i>REVISION HISTORY</i>	<i>594</i>

1.0 BRIEF XRT79L71 ARCHITECTURE DESCRIPTION

The XRT79L71 can be configured to operate in any of the following modes.

- The Clear-Channel DS3/E3 Framer Mode
- The High-Speed HDLC Controller over DS3/E3 Mode
- The ATM UNI over DS3/E3 Mode
- The PPP over DS3/E3 Mode

The detailed functional description of the XRT79L71, that covers these four modes of operation, can be found in various documents as presented below in **Table 2**.

TABLE 2: LISTING OF ARCHITECTURAL/FUNCTIONAL DESCRIPTION DOCUMENTS FOR THE XRT79L71

MODE OF OPERATION	ARCHITECTURAL/FUNCTIONAL DESCRIPTION DOCUMENT
DS3/E3 Clear-Channel Framer Mode	79L71_Arch_Descr_CC.pdf Architectural/Functional Description of the XRT79L71, 1-Channel DS3/E3 ATM UNI/PPP/Clear-Channel with LIU, IC - Clear-Channel Framer Applications
DS3/E3 High-Speed HDLC Controller Mode	79L71_Arch_Descr_HDLC.pdf - Architectural/Functional Description of the XRT79L71 1-Channel DS3/E3 ATM UNI/PPP/Clear-Channel with LIU IC - High-Speed HDLC Controller Mode Applications
DS3/E3 ATM UNI Mode	79L71_Arch_Descr_ATM.pdf Architectural/Functional Description of the XRT79L71 1-Channel DS3/E3 ATM UNI/PPP/Clear-Channel Framer with LIU IC - ATM UNI Mode Applications
DS3/E3 PPP Mode	79L71_Arch_Descr_PPP.pdf Architectural/Functional Description of the XRT79L71 1-Channel DS3/E3 ATM UNI/PPP/Clear-Channel Framer with LIU IC - PPP Mode Applications

If the XRT79L71 is to be operated in a particular mode, obtain the appropriate document, which is presented in **Table 2**. However, a brief functional/architectural description of the XRT79L71, when it is configured to operate in any of these modes will be presented below.

1.1 BRIEF FUNCTIONAL ARCHITECTURE DESCRIPTION OF THE XRT79L71 - CLEAR-CHANNEL DS3/E3 FRAMER MODE

If the XRT79L71 has been configured to operate in the Clear-Channel DS3/E3 Framer Mode, then it will have the Functional Architecture as is presented below in **Figure 2**.

FIGURE 2. THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT79L71 WHEN IT HAS BEEN CONFIGURED TO OPERATE IN THE CLEAR-CHANNEL DS3/E3 FRAMER MODE




Figure 2 indicates that the XRT79L71 consists of the following functional blocks.

- The Transmit Payload Data Input Interface Block
 - The Transmit Overhead Data Input Interface Block
 - The Transmit LAPD Controller Block
 - The Transmit FEAC Controller Block (DS3, C-bit Parity Applications Only)
 - The Transmit Trail-Trace Message Controller Block (E3, ITU-T G.832 Applications Only)
 - The Transmit SSM Controller Block (E3, ITU-T G.832 Applications Only)
 - The Transmit DS3/E3 Framer Block
 - The Transmit DS3/E3 LIU Block
 - The Receive DS3/E3 LIU Block
 - The Receive DS3/E3 Framer Block
 - The Receive SSM Controller Block (E3, ITU-T G.832 Applications Only)
 - The Receive Trail-Trace Message Controller Block (E3, ITU-T G.832 Applications Only)
 - The Receive FEAC Controller Block (DS3, C-bit Parity Applications Only)
 - The Receive LAPD Controller Block
 - The Receive Payload Data Output Interface Block
 - The Receive Overhead Data Output Interface Block

Each of these functional blocks is briefly discussed below. These functional blocks will be discussed in considerable detail throughout this data sheet.

1.1.1 The Transmit Payload Data Input Interface Block

The purpose of the Transmit Payload Data Input Interface block is to accept outbound payload data either via a Serial or Nibble-Parallel interface, and to route this data to the Transmit DS3/E3 Framer block (where this data will ultimately be mapped into the payload bit-positions within each outbound DS3/E3 frame).

1.1.2 The Transmit Overhead Data Input Interface Block

The purpose of the Transmit Overhead Data Input Interface block is to permit the user to externally insert the users own value for overhead bits into the outbound DS3/E3 data-stream.

NOTE: *This particular feature is very valuable in those applications in which the XRT79L71 is processing a Channelized DS3 signal that is of the M23-framing format (where it is imperative to preserve the contents of the C-bits within the DS3 data-stream).*

1.1.3 The Transmit LAPD Controller Block

The purpose of the Transmit LAPD Controller block is to permit the user to transmit LAPD/PMDL (Path Maintenance Data Link) Messages to the remote terminal equipment. The Transmit LAPD Controller block comes with a LAPD Controller/Transmitter and 90 bytes of on-chip RAM (for storage of outbound PMDL Messages), prior to transmission.

1.1.4 The Transmit FEAC Controller Block (for DS3, C-Bit Parity Applications only)

The purpose of the Transmit FEAC Controller block is to permit the user to transmit FEAC (Far-End Alarm & Control) Messages to the remote terminal equipment.

NOTE: *The Transmit FEAC Controller Block is only active if the XRT79L71 is configured to operate in the DS3, C-bit Parity Framing format.*

1.1.5 The Transmit Trail-Trace Message Controller Block (E3, ITU-T G.832 Applications Only)

The purpose of the Transmit Trail-Trace Message Controller block is to permit a given terminal equipment to repeatedly transmit a "Trail-Trace" Message to the remote terminal equipment, via the TR bytes within each outbound E3, ITU-T G.832 frame

1.1.6 The Transmit SSM Controller Block (E3, ITU-T G.832 Applications Only)

The purpose of the Transmit SSM Controller block is to permit a given terminal equipment to repeatedly transmit the "Synchronization Status Message" to the remote terminal equipment, via the MA byte, within each outbound E3, ITU-T G.832 frame.

1.1.7 The Transmit DS3/E3 Framer Block

The purpose of the Transmit DS3/E3 Framer block is to accept data from the Transmit Payload Data Input Interface block, and Transmit Overhead Data Input Interface, the Transmit LAPD Controller and the Transmit FEAC Controller block and to construct a DS3/E3 data-stream for transmission to the remote terminal equipment. Additionally, the Transmit DS3/E3 Framer block can be configured to do all of the following.

- To transmit the AIS Indicator (upon Software Control)
- To automatically transmit the FERF/RDI Indicator (in response to the Receive DS3/E3 Framer block declare the LOS, LOF/OOF or AIS defect condition).
- To transmit the FERF/RDI indicator (upon Software Control)
- To automatically transmit the FEBE/REI Indicator (in response to the Receive DS3/E3 Framer block detecting Framing bit or CP-bit errors - DS3, C-bit Parity Applications).
- To automatically transmit the FEBE/REI Indicator (in response to the Receive DS3/E3 Framer block detecting BIP-8 Error - E3, ITU-T G.832 Applications).
- To transmit the FEBE/REI indicator (upon Software Control).

1.1.8 The Transmit DS3/E3 LIU Block

The purpose of the Transmit DS3/E3 LIU Block is to accept the outbound DS3/E3 data-stream from the Transmit DS3/E3 Framer block, and to perform all of the following operations on this signal.

- To encode into the B3ZS Line Code (for DS3 Applications) or the HDB3 Line Code (for E3 Applications)
- To convert this outbound DS3 or E3 data into a DS3/E3 line signal and transmit this signal to the remote terminal equipment.
- To generate and transmit DS3 pulses that complies with the Isolated Pulse Template requirements per Bellcore GR-499-CORE
- To generate and transmit E3 pulses that complies with the ITU-T G.703 Pulse Template requirements for E3 applications.

1.1.9 The Receive DS3/E3 LIU Block

The purpose of the Receive DS3/E3 LIU Block is to receive a DS3/E3 line signal from the remote terminal equipment, and to perform the following operations

- To decode this incoming signal from the B3ZS Line Code (for DS3 Applications) or the HDB3 Line Code (for E3 Applications) into a binary data-stream
- To route this binary data-stream to the Receive DS3/E3 Framer block for further processing
- To detect and flag the occurrence of LCVs (Line Code Violations) and EXZs (Excessive Zeros)
- To insure that the XRT79L71 meets all of the following Receive requirements.
 - a. The Receive Sensitivity requirements for DS3 Applications (e.g., able to receive a DSX-3 type of signal through at least 450 feet of cable loss)
 - b. The Receive Sensitivity requirements for E3 Applications (e.g., able to receive an E3 signal over 12dB of cable loss)
 - c. To comply with the Category I and II Jitter Tolerance Requirements per Bellcore GR-499-CORE (for DS3 Applications)
 - d. To comply with the Jitter Tolerance Requirements per ITU-T G.832 (for E3 Applications)
 - e. To comply with the Interference Margin Requirements of 20dB, per ITU-T G.703 (for E3 Applications)

1.1.10 The Receive DS3/E3 Framer Block

The purpose of the Receive DS3/E3 Framer block is to acquire and maintain Frame Synchronization with the incoming DS3/E3 data-stream that is receives from the Receive DS3/E3 LIU Block. As the Receive DS3/E3 Framer block performs this task, it will also do the following.

- It will declare and clear the LOS defect condition
- It will declare and clear the LOF/OOF defect condition
- It will declare and clear the AIS defect condition
- It will declare and clear the FERF/RDI defect condition
- It will detect and flag the occurrences of P-bit, CP-bit and Framing bit errors (DS3 Applications)
- It will detect and flag the occurrence of BIP-8 Errors (E3, ITU-T G.832 Applications)
- It will detect and flag the occurrence of BIP-4 Errors (E3, ITU-T G.751 Applications)
- It will detect and flag the occurrence of FEBE/REI Events
- It will route all PMDL data to the Receive LAPD Controller block for further processing
- It will route all Overhead bits/bytes to the Receive Overhead Data Output Interface block for further processing
- It will route all DS3/E3 data to the Receive Payload Data Output Interface block.

1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMERLIU COMBO - CC/HDLC ARCHITECTURE**1.1.11 The Receive SSM Controller Block (E3, ITU-T G.832 Applications Only)**

The purpose of the Receive SSM Controller Block is to permit a given terminal equipment to receive (and extract out) the SSM (Synchronization Status Message) from the remote terminal equipment, via the MA byte, within each inbound E3, ITU-T G.832 frame.

1.1.12 The Receive Trail-Trace Message Controller Block (E3, ITU-T G.832 Applications Only)

The purpose of the Receive Trail-Trace Message Controller block is to permit a given terminal equipment to receive (and extract out) the Trail-Trace Message from the remote terminal equipment, via the TR byte, within each inbound E3, ITU-T G.832 frame.

1.1.13 The Receive FEAC Controller Block (DS3 Applications Only)

The purpose of the Receive FEAC Controller block is to permit the user to receive FEAC (Far-End Alarm & Control) Messages from the remote terminal equipment.

NOTE: *The Receive FEAC Controller Block is only active if the XRT79L71 is configured to operate in the DS3, C-bit Parity Framing format.*

1.1.14 The Receive LAPD Controller Block

The purpose of the Receive LAPD Controller block is to permit the user to receive LAPD/PMDL (Path Maintenance Data Link) Messages from the remote terminal equipment. The Receive LAPD Controller block comes with a Receive LAPD Controller and 90 bytes of on-chip RAM (for storage of inbound PMDL Messages) after reception.

1.1.15 The Receive Payload Data Output Interface Block

The purpose of the Receive Payload Data Output Interface block is to output payload data (within the incoming DS3 or E3 data-stream) via either a Serial or Nibble-Parallel interface, and to route this data to the off-chip System-Side Terminal Equipment.

1.1.16 The Receive Overhead Data Output Interface Block

The purpose of the Receive Overhead Data Output Interface block is to permit the user to extract out the overhead bits (within the incoming DS3/E3 data-stream) and to route this data to some off-chip System-Side Terminal Equipment circuitry.

1.1.17 A more detailed Functional/Architectural Description of the XRT79L71 when configured to operate in the Clear Channel Controller Mode, is in this document (79L71_Arch_Descr_CC.pdf).

([Section 7.0](#)- Architectural/Functional Description of the XRT79L71 1-Channel DS3/E3 ATM UNI/PPP/Clear-Channel Framer with LIU IC - Clear Channel Applications).

1.2 BRIEF FUNCTIONAL ARCHITECTURE DESCRIPTION OF THE XRT79L71 - HIGH-SPEED HDLC CONTROLLER OVER DS3/E3 MODE

If the XRT79L71 has been configured to operate in the High-Speed HDLC Controller over DS3/E3 Mode, then it will have the Functional Architecture as is presented below in [Figure 3](#).

FIGURE 3. THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT79L71 WHEN IT HAS BEEN CONFIGURED TO OPERATE IN THE HIGH-SPEED HDLC CONTROLLER OVER DS3/E3 MODE




Figure 3 indicates that the XRT79L71 consists of the following functional blocks.

- The Transmit High-Speed HDLC Controller Block
- The Transmit LAPD Controller Block
- The Transmit FEAC Controller Block (DS3 Applications only)
- The Transmit Trail-Trace Message Controller Block (E3, ITU-T G.832 Applications only)
- The Transmit SSM Controller Block (E3, ITU-T G.832 Applications only)
- The Transmit DS3/E3 Framer Block
- The Transmit DS3/E3 LIU Block
- The Receive DS3/E3 LIU Block
- The Receive DS3/E3 Framer Block
- The Receive Trail-Trace Message Controller Block (E3, ITU-T G.832 Applications only)
- The Receive SSM Controller Block (E3, ITU-T G.832 Applications only)
- The Receive FEAC Controller Block (DS3 Applications only)
- The Receive LAPD Controller Block
- The Receive High-Speed HDLC Controller Block

Each of these functional blocks is briefly discussed below. These functional blocks will also be discussed in considerable detail throughout this data sheet.

1.2.1 The Transmit High-Speed HDLC Controller Block

The purpose of the Transmit High-Speed HDLC Controller block is to perform the following tasks.