# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





OCTOBER 2010

#### **GENERAL DESCRIPTION**

The XRT79L71 is a single channel, integrated DS3/ E3 framing controller and Line Interface Unit with Jitter Attenuator that is designed to support Frame processing. For Clear-Channel Framer applications, this device supports the transmission and reception of "user data" via the DS3/E3 payload.

The XRT79L71 includes DS3/E3 Framing, Line Interface Unit with Jitter Attenuator that supports mapping of HDLC framed data. A flexible parallel microprocessor interface is provided for configuration and control.

#### **GENERAL FEATURES:**

- Integrated T3/E3 Line Interface Unit
- Integrated Jitter Attenuator that can be selected either in Receive or Transmit path
- HDLC Controller that provides the mapping/ extraction of either bit or byte mapped encapsulated packet from DS3/E3 Frame.
- Contains on-chip 16 cell FIFO (configurable in depths of 4, 8, 12 or 16 cells), in both the Transmit (TxFIFO) and Receive Directions (RxFIFO)
- Contains on-chip 54 byte Transmit and Receive OAM Cell Buffer for transmission, reception and processing of OAM Cells
- Supports M13 and C-Bit Parity Framing Formats
- Supports DS3/E3 Clear-Channel Framing.
- Includes PRBS Generator and Receiver
- Supports Line, Cell, and PLCP Loop-backs
- $\bullet$  Interfaces to 8 Bit wide Intel, Motorola, PowerPC, and Mips  $\mu Ps$
- Low power 3.3V, 5V Input Tolerant, CMOS
- Available in 208 STBGA Package
- JTAG Interface

#### LINE INTERFACE UNIT

- On chip Clock and Data Recovery circuit for high input jitter tolerance
- Meets E3/DS3 Jitter Tolerance Requirements
- Detects and Clears LOS as per G.775.
- Receiver Monitor mode handles up to 20 dB flat loss with 6 dB cable attenuation

- Compliant with jitter transfer template outlined in ITU G.751, G.752, G.755 and GR-499-CORE,1995 standards
- Meets ETSI TBR 24 and GR-499 Jitter Transfer Requirements
- On chip B3ZS/HDB3 encoder and decoder that can be either enabled or disabled
- On-chip clock synthesizer provides the appropriate rate clock from a single 12.288 MHz Clock
- On chip advanced crystal-less Jitter Attenuator
- Jitter Attenuator can be selected in Receive or Transmit paths
- 16 or 32 bits selectable FIFO size
- Meets the Jitter and Wander specifications described in T1.105.03b,ETSI TBR-24, Bellcore GR-253 and GR-499 standards
- Jitter Attenuator can be disabled
- Typical power consumption 1.3W

#### **DS3/E3 FRAMER**

- DS3 framer supports both M13 and C-bit parity.
- DS3 framer meets ANSI T1.107 and T1.404 standards.
- Detects OOF,LOF,AIS,RDI/FERF alarms.
- Generation and Insertion of FEBE on received parity errors supported.
- Automatic insertion of RDI/FERF on alarm status.
- E3 framer meets G.832,G.751 standards.
- Framers can be bypassed.
- Maps HDLC data stream directly into DS3 or E3 frame
- Extracts in-band messaging packets
- Supports CRC-16/32, HDLC flag and Idle sequence generation

#### **RECEIVE PACKET PROCESSING**

- Extracts HDLC data stream from DS3 or E3 frame
- · Inserts in-band messaging packets
- Detects and removes HDLC flags

#### SERIAL INTERFACE

• Serial clock and data interface for accessing DS3/ E3 framer

#### XRT79L71



#### 1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMERLIU COMBO - CC/HDLC ARCHITECTURE

Serial clock and data interface for accessing cell/packet processor

#### APPLICATIONS

- Digital Access and Cross Connect Systems
- 3G Base Stations
- DSLAMs

#### FIGURE 1. BLOCK DIAGRAM OF THE XRT79L71



**PRODUCT ORDERING INFORMATION** 

PRODUCT NUMBER	PACKAGE TYPE	OPERATING TEMPERATURE RANGE
XRT79L71IB	17X17 mm 208 Ball Shrink Thin Ball Grid Array	-40°C to +85°C



# PRELIMINARY

Т	R	Р	Ν	М	L	К	J	Н	G	F	Е	D	С	В	Α	
XUADDR_1	TXUADDR_3	TXUCLKO	TXPEOP	TXUCLK	RXMOD	RXUADDR_4	RXUADDR_0	RXUCLAV	RXUDATA_1	RXUDATA_2	RXUDATA_5	RXUDATA_9	RXUDATA_13	RXGFCMSB	RXGFCCLK	
XUADDR_0	TXUADDR_2	TXUADDR_4	RXPDVAL	TXPER	RXPERR	RXUCLKO	RXUADDR_1	RXUSOC	RXUDATA_0	RXUDATA_4	RXUDATA_8	RXUDATA_12	TXGFCCLK	RXPRED	RXPLOF	
XUDATA_0	TXUPRTY	TXUSOC	TXUCLAV	TXMOD	RXUCLK	RXPEOP	RXUADDR_2	RXUPRTY	RXUDATA_3	RXUDATA_7	RXUDATA_11	RXUDATA_15	RXGFC	TXPOHCLK	TXPOHFRAME	
TXUDAT_3	TXUDATA_2	TXUDATA_1	TXUDATA_10	TXUEN_L	TSX_TSOF	RSX_RSOF	RXUADDR_3	RXUEN_L	RXUDATA_6	RXUDATA_10	RXUDATA_14	RXCP	RXPOHFRAME	RXNIB_3	RXNIB_2	
XUDATA_7	TXUDATA_6	TXUDATA_5	TXUDATA_4									RXPOOF	RXNIB_0	RXOUTCLK	RXSER	TABLE
XUDATA_12	TXUDATA_11	TXUDATA_9	TXUDATA_8									RXNIB_1	RXOHIND	RXFRAME	RXCLK	E 1: PIN
GPIO_0	TXUDATA_15	TXUDATA_14	TXUDATA_13			VDD	GND	GND	VDD			RXLOS	RXOH	RXOHENABLE	RXOHCLK	
DMO_0	GPIO_3	GPIO_2	GPIO_1			VDD	GND	GND	VDD			TXNIB_1	TXNOB_2	TXNOB_3	RXOHFRAME	OF THE
тск	TMS	TDI	TDO			VDD	GND	GND	VDD			TXNIBCLK	TXSER	TXOHIND	TXNIB_0	XRT79
TRING	TRST	MTIP	TXDGND			VDD	GND	GND	VDD			TXOHINS	TXINCLK	TXFRAME	TXNIBFRAME	L71 (Т
TTIP	NC	MRING	TXDVDD					L		I		PDATA	ТХОН	TXOHFRAME	TXFRAMEREF	OP VI
TXAVDD	REFAVDD	REFAGND	TXAGND									PDATA_4	PDATA_1	TXOHCLK	TXOHENABLE	EW)
RXAVDD	RRING	ANAIO1	OVDD	OGND	GPI_2	GPO_2	PDBEN_L	DA_SEL	DPADDR_7	DPADDR_3	PADDR_6	PINT_L	PDATA_5	PDATA_2	TXAISEN	
RXAGND	RTIP	ANAIO2	VDD	RESET_L	GPI_1	GPO_1	PTYPE_2	VDD	DPADDR_6	DPADDR_2	PADDR_5	PCS_L	PRDY_L	PDATA_6	PDATA_3	
JAGND	TXON	ICTB	GND	TESTMODE	GPI_0	GPO_0	PTYPE_1	GND	DPADDR_5	DPADDR_1	PADDR_4	PADDR_1	PRD_L	PBLAST_L	PDATA_7	
JAAVDD	CLKVDD	DS3CLK	CLKGND	E3CLK	NIBBLEINTF	CLKOUT	PTYPE_0	PCLK	DPADDR_4	DPADDR_0	PADDR_3	PADDR_2	PADDR_0	PWR_L	PAS_L	

ω



#### TABLE OF CONTENTS

GENERAL	DESCRIPTION1
GENERAL	FEATURES:1
Line Interfa	ace Unit1
DS3/E3 Fr	amer1
Receive Pa	acket Processing1
Serial Inter	rtace1
APPLICAT	IONS
FIGURE 1.	BLOCK DIAGRAM OF THE XRT79L71
PRODUCT	ORDERING INFORMATION
TABLE 1:	PIN OUT OF THE XRT/9L/1 (TOP VIEW)
I ABLE OF C	
1.0 BRIEF X	RT79L71 ARCHITECTURE DESCRIPTION5
TABLE 2:	LISTING OF ARCHITECTURAL/FUNCTIONAL DESCRIPTION DOCUMENTS FOR THE XRT79L71
1.1 BRIE	F FUNCTIONAL ARCHITECTURE DESCRIPTION OF THE XRT79L71 - CLEAR-CHANNEL DS3/E3
FRAI	MER MODE
FIGURE 2.	THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT/9L/1 WHEN IT HAS BEEN CONFIGURED TO OPERATE IN THE CLEAR-CHANNEL DS3/E3 FRAMER MODE
1.1.1	THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK
1.1.2	THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK
1.1.3	THE TRANSMIT LAPD CONTROLLER BLOCK
1.1.4	THE TRANSMIT FEAC CONTROLLER BLOCK (FOR DS3, C-BIT PARITY APPLICATIONS ONLY)
1.1.5	THE TRANSMIT MALE-MADE MEDGRADE CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)
1.1.7	THE TRANSMIT DS3/E3 FRAMER BLOCK
1.1.8	THE TRANSMIT DS3/E3 LIU BLOCK
1.1.9	THE RECEIVE DS3/E3 LIU BLOCK 8
1.1.10	THE RECEIVE DS3/E3 FRAMER BLOCK 8
1.1.11	THE RECEIVE SSM CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)
1.1.12	THE RECEIVE TRAIL-TRACE MESSAGE CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY) 9
1.1.13	THE RECEIVE FEAC CONTROLLER BLOCK (DS3 APPLICATIONS ONLY)
1.1.14	
1 1 16	THE RECEIVE OVERHEAD DATA OUTPUT INTEREACE BLOCK
1.1.17	A MORE DETAILED FUNCTIONAL/ARCHITECTURAL DESCRIPTION OF THE XRT79L71 WHEN CONFIGURED TO
0	PERATE IN THE CLEAR CHANNEL CONTROLLER MODE, IS IN THIS DOCUMENT
(7	/9L71_ARCH_DESCR_CC.PDF)
1.2 BRIE	F FUNCTIONAL ARCHITECTURE DESCRIPTION OF THE XRT79L71 - HIGH-SPEED HDLC CONTROL-
LER	OVER DS3/E3 MODE 9
FIGURE 3.	THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT79L71 WHEN IT HAS BEEN CONFIGURED TO OPERATE IN THE HIGH-SPEED HDLC CONTROLLER OVER DS3/E3 MODE
1.2.1	THE TRANSMIT HIGH-SPEED HDLC CONTROLLER BLOCK 10
1.2.2	THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK (NOT SHOWN IN Figure 3) 11
1.2.3	THE TRANSMIT LAPD CONTROLLER BLOCK 11
1.2.4	THE TRANSMIT FEAC CONTROLLER BLOCK (DS3 APPLICATIONS ONLY) 11
1.2.5	THE TRANSMIT TRAIL-TRACE MESSAGE CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY) 11
1.2.6	THE TRANSMIT SSM CONTROLLER BLOCK (E3, TU-T G.832 APPLICATIONS ONLY)
1.2.7	THE TRANSMIT DS3/E3 FRAMER BLOCK
1.2.0	THE RECEIVE DS3/E3 LIU BLOCK
1.2.10	THE RECEIVE DS3/E3 FRAMER BLOCK
1.2.11	THE RECEIVE TRAIL-TRACE MESSAGE CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY) 13
1.2.12	THE RECEIVE SSM CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY) 13
1.2.13	THE RECEIVE FEAC CONTROLLER BLOCK (DS3 APPLICATIONS ONLY) 13
1.2.14	THE RECEIVE LAPD CONTROLLER BLOCK
1.2.15	THE RECEIVE HIGH-SPEED HDLC CONTROLLER BLOCK
1.2.16	THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK (NOT SHOWN IN FIGURE 3)
1.2.17	A MORE DETAILED FUNCTIONAL/ARCHITECTURAL DESCRIPTION OF THE XR179L71, WHEN CONFIGURED TO
0 7	TERATE IN THE HIGH-SPEED HULG CONTROLLER MODE, IS IN THE DOGUMENT
(/ 13 RRIE	
14	



FIGURE 4. THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT79L71 WHEN IT HAS BEEN CONFIGURED TO OPERATE IN THE ATM UNI OVER

	DS3/E3 Mode	. 14
1	.3.1 THE TRANSMIT UTOPIA INTERFACE BLOCK	15
1	.3.2 THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK (NOT SHOWN IN Figure 4)	15
1	.3.3 THE TRANSMIT FEAC CONTROLLER BLOCK (DS3, C-BIT PARITY APPLICATIONS ONLY)	15
1	.3.4 THE TRANSMIT TRAIL-TRACE MESSAGE CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)	15
1	.3.5 THE TRANSMIT SSM CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)	15
1	.3.6 THE TRANSMIT LAPD CONTROLLER BLOCK	16
1	.3.7 THE TRANSMIT PLCP PROCESSOR BLOCK (CAN BE BY-PASSED)	16
1	.3.8 THE TRANSMIT DS3/E3 FRAMER BLOCK	16
1	.3.9 THE TRANSMIT DS3/E3 LIU BLOCK	17
1	3.10 THE RECEIVE DS3/E3 LIU BLOCK	17
1	.3.11 THE RECEIVE DS3/E3 FRAMER BLOCK	17
1	3.12 THE RECEIVE PLCP PROCESSOR BLOCK (CAN BE BY-PASSED)	17
1	3.13 THE RECEIVE LAPD CONTROLLER BLOCK	18
1	3.14 THE BECEIVE SSM CONTROLLEB BLOCK (E3. ITU-T G.832 APPLICATIONS ONLY)	18
1	3.15 THE BECEIVE TBAIL-TBACE MESSAGE CONTROL   FB BLOCK (E3. ITU-T.G. 832 APPLICATIONS ONLY)	18
1	3 16 THE RECEIVE FEAC CONTROLLER BLOCK (DS3 C-BIT PARITY APPLICATIONS ONLY)	18
. 1	17 THE RECEIVE ATM CELL PROCESSOR BLOCK	18
. 1	118 THE RECEIVE OVERHEAD DATA OUTPUT INTEREACE BLOCK	18
1		18
1	3.10 A MORE DETAILED FUNCTIONAL ARCHITECTURAL DESCRIPTION OF THE VET701.71 WHEN CONFIGURE	
•	OPERATE IN THE ATM INI MODE CAN BE EQUIND IN THE DOCUMENT (79) 71 APCH DESCE ATM DEL	10
14	CPERATE IN THE ATM ON MODE, CAN BE FOODD IN THE DOCUMENT (75L7_ARCH_DESCH_ATM, PDF)	10
1.4 1	- UNCHONAL ARCHIECTURE/DESCRIPTION OF THE ART/9L/1 - PPP OVER DS3/ES WODE	19
FIGL	HE 5. THE FUNCTIONAL BLOCK DIAGHAM OF THE XRT/9L/T WHEN IT HAS BEEN CONFIGURED TO OPERATE IN THE PPP OVER	DS3/
		. 19
1	4.1 THE TRANSMIT POS-PHY INTERFACE BLOCK	20
1	4.2 THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK	20
1	.4.3 THE TRANSMIT PPP PACKET PROCESSOR BLOCK	20
1	4.4 THE TRANSMIT FEAC CONTROLLER BLOCK (DS3, C-BIT PARITY APPLICATIONS ONLY)	20
1	.4.5 THE TRANSMIT TRAIL-TRACE MESSAGE CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)	21
1	.4.6 THE TRANSMIT SSM CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)	21
1	.4.7 THE TRANSMIT LAPD CONTROLLER BLOCK	21
1	.4.8 THE TRANSMIT DS3/E3 FRAMER BLOCK	21
1	.4.9 THE TRANSMIT DS3/E3 LIU BLOCK	21
1	.4.10 THE RECEIVE DS3/E3 LIU BLOCK	21
1	.4.11 THE RECEIVE DS3/E3 FRAMER BLOCK	22
1	.4.12 THE RECEIVE LAPD CONTROLLER BLOCK	22
1	.4.13 THE RECEIVE SSM CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)	22
1	.4.14 THE RECEIVE TRAIL-TRACE MESSAGE CONTROLLER BLOCK (E3, ITU-T G.832 APPLICATIONS ONLY)	22
1	.4.15 THE RECEIVE FEAC CONTROLLER BLOCK (DS3, C-BIT PARITY APPLICATIONS ONLY)	23
1	.4.16 THE RECEIVE PPP PACKET PROCESSOR BLOCK	23
1	.4.17 THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK	23
1	.4.18 THE RECEIVE POS-PHY INTERFACE BLOCK	23
1	.4.19 A MORE DETAILED FUNCTIONAL/ARCHITECTURAL DESCRIPTION OF THE XRT79L71, WHEN CONFIGURE	DTO
	OPERATE IN THE PPP MODE CAN BE FOUND IN THE DOCUMENT (79L71 ARCH DESCR PPP.PDF)	23
2.0 MIC		23
TAR	E 3' LIST AND BRIEF DESCRIPTION OF THE MICROPROCESSOR INTERFACE PINS	24
21 (	DEPENTING THE MICROPROCESSOR INTERFACE IN THE INTEL ASYNCHRONOUS MODE	30
<b>2.1</b>		
I ABI	LE 7. THE HOLES OF VARIOUS WILDRUFROUESSUK INTERFACE FINS, WHEN OUNFIGURED TO OPERATE IN THE INTEL-ASYNCHRON Mode	21
0		20
2		32
FIGL	IHE D. BEHAVIOH OF MICHOPHOCESSOR INTERFACE SIGNALS DURING AN "INTEL-ASYNCHRONOUS" KEAD OPERATION	33
2		33
FIGL	HE 7. BEHAVIOH OF THE MICHOPHOCESSOH INTERFACE SIGNALS, DUHING AN "INTEL-ASYNCHHONOUS" WHITE OPERATION	. 34
2.2 (	JPERATING THE MICKOPROCESSOR INTERFACE IN THE MOTOROLA-ASYNCHRONOUS MODE	35
ΤΑΒΙ	E 5: THE ROLES OF VARIOUS MICROPROCESSOR INTERFACE PINS, WHEN CONFIGURED TO OPERATE IN THE MOTOROLA-ASYNC NOUS MODE	CHRO- 35
ი	2.1 THE MOTOROI A-ASYNCHRONOUS READ-CYCLE	36
<b>E</b> Fici		READ
riac		37
ი		37
Z Elou		Npitr
riat	A DEDATION OF THE DEMANDE OF THE INTONOF HOUSSON INTERFACE SIGNAL, DURING A INDIOROLA-ASYNCHKUNUUS I	20
<b>^ ^ ^ /</b>		30
2.3		30
I ABI	.e 6: The moles of various microprocessor interface pins, when configured to operate in the powerPC $403~M_{\odot}$	ODE



39	
2.3.1 THE POWERPC 403 READ-CYCLE	40
FIGURE 10. ILLUSTRATION OF THE BEHAVIOR OF MICROPROCESSOR INTERFACE SIGNALS, DURING A "POWERPC 403" KEAD OF	'ERATION
	/11
Figure 11. Illustration of the Behavior of Microprocessor Interface signals, during a "PowerPC 403" Write O	PERATION
43	
2.3.3 INTERFACING THE MICROPROCESSOR INTERFACE TO THE MPC860 MICROPROCESSOR, WHEN CONF TO OPERATE IN THE POWERPC 403 MODE	IGURED
FIGURE 12. ILLUSTRATION ON RECOMMENDATION ON HOW TO INTERFACE THE MICROPROCESSOR INTERFACE OF THE XRT79L	71 TO THE
MPC860, when configured to operate in the PowerPC 403 Mode	44
2.4 THE NEED FOR TXINCLK, IN ORDER TO OPERATE THE MICROPROCESSOR INTERFACE	44
2.5 READING OUT THE DS3/E3 FRAMER BLOCK PERFORMANCE MONITOR REGISTERS	44
3.0 INTERRUPT STRUCTURE WITHIN THE XRT79L71	45
TABLE 7: LIST OF ALL OF THE POSSIBLE CONDITIONS THAT CAN GENERATE INTERRUPTS WITHIN THE XRT79L71 WHEN CONFIGU	JRED TO
OPERATE IN THE CLEAR-CHANNEL FRAMER MODE	46
TABLE 8: A LISTING OF THE XRT79L71 ATM UNI/PPP/CLEAR-CHANNEL DS3/E3 FRAMER DEVICE INTERRUPT BLOCK REGIST	ERS -
SERVICING	48
TABLE 9: INTERBUPT SERVICE BOUTINE GUIDE FOR THE XRT791 71	50
3.2 INTERRUPT SERVICING FOR THE DS3/E3 FRAMER BLOCK	51
TABLE 10: INTERRUPT SERVICE ROUTINE GUIDE FOR THE DS3/E3 FRAMER BLOCK	52
4.0 ARCHITECTURAL/FUNCTIONAL DESCRIPTION OF THE XRT79L71 1-CHANNEL DS3/E3 AT	M UNI/
PPP/CLEAR-CHANNEL FRAMER WITH LIU IC - CLEAR CHANNEL FRAMER AND HIGH-SPEED	HDLC
CONTROLLER MODE APPLICATIONS	53
FIGURE 13. An Illustration of the Functional Block Diagram of the XRT79L71 when it has been configured to operate in the	ie DS3
Clear-Channel Framer Mode	53
4.1 DESCRIPTION OF THE DS3 FRAME STRUCTURE AND OVERHEAD BITS	54
FIGURE 14. DS3 FRAME FORMAT FOR C-BIT PARITY	54
TABLE 13. DS5 FRAME FORMAT FOR MI 15/10/25 TABLE 11: THE RELATIONSHIP BETWEEN THE CONTENTS OF BITS 2 (FRAME FORMAT) AND 6 (ISDS3) WITHIN THE FRAMER OPERAT	55 ING MODE
Register, and the resulting Framing Format	56
TABLE 12: C-BIT FUNCTIONS FOR THE DS3, C-BIT PARITY FRAMING FORMAT	57
FIGURE 16. A SIMPLE ILLUSTRATION OF THE LOCATIONS OF THE SOURCE, MID-NETWORK AND SINK TERMINAL EQUIPMENT (FOR	R CP-BIT
PROCESSING)	59
FIGURE 17. A SIMPLE ILLUSTRATION OF AN EXAMPLE OF A MID-INETWORK TERMINAL EQUIPMENT FIGURE 18 AN ILLUSTRATION OF A CONDITION IN WHICH AIS WOULD NEED TO BE TRANSMITTED	60 62
THE DS3 IDLE CONDITION SIGNAL.	63
Figure 19. The Bit-Format of the FEAC Message	63
FIGURE 20. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL EXCHANGING DS3 DATA WITH A REMOTE TERMINAL, IN AN UN-EF	RED MAN-
NER	64
FIGURE 21. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL TRANSMITTING THE UN-ERRED INDICATION TO THE REMOTE	TERMINAL
EQUIPMENT	64 GNAI 65
Figure 23. A Simple Illustration of the Near-End Terminal Equipment transmitting the FEBE/REI indicator to the	E REMOTE
TERMINAL EQUIPMENT	65
FIGURE 24. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL EXCHANGING DS3 DATA WITH A REMOTE TERMINAL, IN AN UN-EF	RED MAN-
	66
FIGURE 25. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL TRANSMITTING THE UN-ERHED INDICATION THE REMOTE TER	MINAL 66
Figure 26. A Simple Illustration of a Near-End Terminal declaring the LOS Defect condition with its incoming D	S3 SIGNAL
67	
FIGURE 27. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL EQUIPMENT TRANSMITTING THE FERF/RDI INDICATOR TO TH	E REMOTE
	67
4.2 INE TRANSMIT DIRECTION - DS3 CLEAR-CHANNEL FRAMER APPLICATIONS	00
CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MORE	nas been 68
4.2.1 TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK	69
FIGURE 29. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHEN THE XRT79L71	HAS BEEN
CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT PAYLOAD DATA INPUT II	VTERFACE
BLOCK HIGHLIGHTED	69
TABLE 13. LIST AND DESCRIPTION OF THE MINS ASSOCIATED WITH THE TRANSMIT MAYLOAD DATA INPUT INTERFACE BLOCK	70 70
OFLINATION OF THE TRANSINITY ATLOAD DATA INPUT INTERFACE DLUCK	12

#### PRELIMINARY



REV. P2.0.0

P2.0.0	1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMERLIU COMBO - CC/HDLC ARCHITECTU	IRE
TABLE 14	: A Summary of the "Transmit Payload Data Input Interface" Modes	73
4	2.1.1 MODE 1 - SERIAL/LOOP-TIMING MODE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK	73
FIGURE 3	0. An Illustration of how to interface the System-Side Terminal Equipment to the Transmit Payload Data In	IPUT
<b>E</b>	INTERFACE BLOCK OF THE XRT79L71 FOR MODE 1 (SERIAL/LOOP-TIMING) OPERATION	74
FIGURE 3	1. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE T (SERIAL/LOOP-TIN MODE OPERATION	1ING) 75
4	2.1.2 Mode 2 - Serial /Local -Timing/Frame SLAVE Mode Operation of the Transmit Payload Data Input Intere-	FACE
-	Вьоск	76
FIGURE 3	2. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 2 (SERIAL/LOCAL	-Тім-
	ING/FRAME-SLAVE) MODE OPERATION	76
FIGURE 3	3. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 2 (SERIAL/LOCAL	-TIM-
4	ING/FHAME-SLAVE) MODE OPERATION	/8 =ACE
	BLOCK	78
FIGURE 3	4. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 3 (SERIAL/LOCAL	-Тім-
	ING/FRAME-SLAVE) MODE OPERATION	79
FIGURE 3	5. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 3 (SERIAL/LOCAL	-TIM-
	ING/FRAME-MASTER) MODE OPERATION	80
	BLOCK	82
FIGURE 3	6. An Illustration of how to interface the System-Side Terminal Equipment to the Transmit Payload Data In	NPUT
	INTERFACE BLOCK OF THE XRT79L71 FOR MODE 4 (NIBBLE-PARALLEL/LOOP-TIMING) OPERATION	82
FIGURE 3	7. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 4 (NIBBLE-PARAL	LEL/
	LOOP-TIMING) MODE OPERATION	84
4	INTEREACE BLOCK	9901 85
FIGURE 3	8. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 5 (NIBBLE-PARA	LLEL/
	Local-Timing/Frame-Slave) Mode Operation	85
FIGURE 3	9. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 5 (NIBBLE-PARAL	LEL/
	LOCAL-TIMING/FRAME SLAVE) MODE OPERATION	87
4	5.2.1.6 MODE 6 - NIBBLE-PARALLEL/LOCAL-TIMING/FRAME MASTER MODE OPERATION FOR THE TRANSMIT PAYLOAD DAT.	A IN- 87
FIGURE 4	0. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 6 (NIBBLE-PARA	LLEL/
	Local-Timing/Frame Master) Mode Operation	88
FIGURE 4	1. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 6 (NIBBLE-PARAL	LEL/
	LOCAL-TIMING/FRAME MASTER) MODE OPERATION	90
	1.2.1.7 OPERATING THE TRANSMIT PAYLOAD DATA INPUT INTERFACE IN THE GAPPED CLOCK MODE	90
FIGURE 4	2. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT PAYLOAD DATA IN INTERFACE BLOCK OF THE XRT79171 FOR GAPPED-CLOCK MODE OPERATIONS	92
4	1.2.1.8 ACCEPTING AND INSERTING DS3 OVERHEAD BITS VIA THE TRANSMIT PAYLOAD DATA INPUT INTERFACE	92
TABLE 15	: How the Transmit DS3 Framer Block internally generates each of the Overhead Bits - C-Bit Parity Applicat	TIONS
	93	
TABLE 16	: How the Transmit DS3 Framer block internally generates each of the Overhead Bits - M13/M23 Application	ONS
422	94 TRANSMIT OVERHEAD DATA INPLIT INTERFACE BLOCK	98
FIGURE 4	3. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71	HAS
	BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT OVERHEAD DATA INPU	JT IN-
	TERFACE BLOCK HIGHLIGHTED)	98
TABLE 17	: How the Transmit DS3 Framer block internally generates each of the Overhead Bits - C-Bit Parity Applica:	TIONS
TADIE 18	99 2: How the Transmit DS3 Framer righternally generates each ge the Overhead Bits - M23 Arrigations 1	nn
TABLE 10	: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK 1	01
4	2.2.1 OPERATING THE TRANSMIT OVERHEAD DATA INPUT INTERFACE USING METHOD 1 - THE TXOHCLK METHOD 1	02
FIGURE 4	4. ILLUSTRATION ON HOW ONE SHOULD INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT OVERHEAD I	ΟΑΤΑ
<b>T</b>	INPUT INTERFACE BLOCK WHEN USING METHOD 1	03
I ABLE 20	THE RELATIONSHIP BETWEEN THE NUMBER OF KISING CLOCK EDGES IN THE TXUHCLK SIGNAL, SINCE THE TXUHFRAME SIN AND LAST AND	GNAL
	WAS LAST SAMPLED FIGH TO THE DSS OVERHEAD BIT THAT IS BEING PROCESSED BY THE TRANSMIT OVERHEAD DATA IT	04
FIGURE 4	5. ILLUSTRATION OF THE SIGNALING THAT MUST OCCUR BETWEEN THE SYSTEM-SIDE TERMINAL EQUIPMENT AND THE TRAN	SMIT
	OVERHEAD DATA INPUT INTERFACE OF THE XRT79L71, IN ORDER TO CONFIGURE THE XRT79L71 TO TRANSMIT THE FER	F In-
	DICATOR TO THE REMOTE TERMINAL EQUIPMENT (USING METHOD 1) 1	06
4	2.2.2 OPERATING THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK USING METHOD 2 - THE TXINCLK/TXOHENA	BLE
FIGURE 4	NIE I TOD	<b>טו</b> ווד
, .GONL 4	INTERFACE BLOCK WHEN USING METHOD 2	08
TABLE 21	: THE RELATIONSHIP BETWEEN THE NUMBER OF PULSES IN THE TXOHENABLE SIGNAL, SINCE THE TXOHFRAME SIGNAL WAS	LAST

SAMPLED "HIGH" TO THE DS3 OVERHEAD BIT THAT IS CURRENTLY BEING PROCESSED BY THE TRANSMIT OVERHEAD DATA INPUT FIGURE 47. ILLUSTRATION OF THE SIGNALING THAT MUST OCCUR BETWEEN THE SYSTEM-SIDE TERMINAL EQUIPMENT AND THE TRANSMIT

OVERHEAD DATA INPUT INTERFACE OF THE XRT79L71, IN ORDER TO CONFIGURE THE XRT79L71 TO TRANSMIT THE FERF IN-



DICATOR TO THE REMOTE TERMINAL EQUIPMENT (USING METHOD 2)	111
4.2.3 TRANSMIT FEAC CONTROLLER BLOCK	112
FIGURE 48. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XR	T79L91
DEVICE HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT FEA	C CON-
TROLLER BLOCK HIGHLIGHTED)	113
FIGURE 49. THE BIT-FORMAT OF A FEAC MESSAGE	113
FIGURE 50. A FLOW CHART DEPICTING HOW TO TRANSMIT A FEAC MESSAGE VIA THE FEAC TRANSMITTER	116
4.2.4 TRANSMIT LAPD CONTROLLER BLOCK	116
FIGURE 51. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT7	9L71 наs
BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT LAPD CONTROLL	ER BLOCK
HIGHLIGHTED)	117
FIGURE 52. LAPD MESSAGE FRAME FORMAT	118
TABLE 22: THE LAPD MESSAGE TYPE AND THE CORRESPONDING VALUE OF THE FIRST BYTE, WITHIN THE INFORMATION PAYLO	AD FOR
STANDARD 76 OR 82 BYTE MESSAGES	119
4.2.4.1 TRANSMITTING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES	119
TABLE 23: A MAPPING OF THE VALUE TO BE WRITTEN INTO INDIRECT ADDRESS LOCATION 0x11B0 AND THE CORRESPONDING PI	MDL Mes-
SAGE	123
FIGURE 53. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO WRITING THE PAYLOAD PORTION OF THE LAPD/PM SAGE INTO THE TRANSMIT LAPD MESSAGE BUFFER	DL Mes- 124
FIGURE 54. Flow Chart depicting how to use the Transmit LAPD Controller when the Transmit LAPD Controller is configu	red to re-
transmit the LAPD Message frames repeatedly at one-second intervals	126
FIGURE 55. Flow Chart depicting how to use the Transmit LAPD Controller when the Transmit LAPD Controller is configu	red to re-
transmit the LAPD Message frames repeatedly at one-second intervals	126
4.2.4.2 TRANSMITTING NON-STANDARD VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES	126
FIGURE 56. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO WRITING IN THE REMAINING BYTES OF THE OUTBOUND	Message
INTO THE TRANSMIT LAPD MESSAGE BUFFER	129
FIGURE 57. FLOW CHART DEPICTING HOW TO USE THE TRANSMIT LAPD CONTROLLER	132
4.2.4.3 Transmit LAPD Controller Block Interrupt	133
4.2.5 TRANSMIT DS3 FRAMER BLOCK	133
FIGURE 58. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT7	9L71 наs
BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT DS3/E3 FRAMEF	R BLOCK
HIGHLIGHTED)	134
HIGHLIGHTED) 4.2.5.1 TRANSMITTING THE LOS PATTERN	134 . <b> 134</b>
HIGHLIGHTED) 4.2.5.1 TRANSMITTING THE LOS PATTERN 4.2.5.2 TRANSMITTING THE DS3 AIS PATTERN	134 134 136
HIGHLIGHTED) 4.2.5.1 TRANSMITTING THE LOS PATTERN 4.2.5.2 TRANSMITTING THE DS3 AIS PATTERN 4.2.5.3 TRANSMITTING THE DS3 IDLE PATTERN	134 134 136 139
HIGHLIGHTED) 4.2.5.1 TRANSMITTING THE LOS PATTERN 4.2.5.2 TRANSMITTING THE DS3 AIS PATTERN 4.2.5.3 TRANSMITTING THE DS3 IDLE PATTERN 4.2.5.4 TRANSMITTING THE FERF/RDI INDICATOR	<i>134</i> 134 136 139 140
HIGHLIGHTED) 4.2.5.1 TRANSMITTING THE LOS PATTERN 4.2.5.2 TRANSMITTING THE DS3 AIS PATTERN 4.2.5.3 TRANSMITTING THE DS3 IDLE PATTERN 4.2.5.4 TRANSMITTING THE FERF/RDI INDICATOR FIGURE 59. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK DECLARING THE LOS DEFECT CONDITION	134 134 136 139 140 143
HIGHLIGHTED)	134 134 136 139 140 143 TERMINAL
HIGHLIGHTED)	134 134 136 139 140 143 TERMINAL 144
HIGHLIGHTED)	134 134 136 139 140 143 TERMINAL 144 REMOTE
<ul> <li>HIGHLIGHTED)</li></ul>	134 134 136 139 140 143 TERMINAL 144 REMOTE 145
<ul> <li>HIGHLIGHTED)</li></ul>	134 134 136 139 140 143 TERMINAL 144 REMOTE 145 TERMINAL
<ul> <li>HIGHLIGHTED)</li></ul>	134 134 136 139 140 143 TERMINAL 144 REMOTE 145 TERMINAL 146
<ul> <li>HIGHLIGHTED)</li></ul>	134 134 136 139 140 143 TERMINAL 144 REMOTE 145 TERMINAL 146 146
<ul> <li>HIGHLIGHTED)</li></ul>	134 134 136 139 140 143 TERMINAL 144 REMOTE 145 TERMINAL 146 146 146
<ul> <li>HIGHLIGHTED)</li></ul>	134 134 136 139 140 143 TERMINAL 144 REMOTE 145 TERMINAL 146 146 146 146 146 146
<ul> <li>HIGHLIGHTED)</li></ul>	134 134 134 136 139 140 143 TERMINAL 144 REMOTE 145 TERMINAL 146 146 FERMINAL 147
<ul> <li>HIGHLIGHTED)</li></ul>	134 134 134 136 139 140 143 TERMINAL 145 TERMINAL 146 146 146 FERMINAL 147 TERMINAL
<ul> <li>HIGHLIGHTED)</li></ul>	134 134 134 136 139 140 143 TERMINAL 145 TERMINAL 146 146 EERMINAL 147 TERMINAL 148
<ul> <li>HIGHLIGHTED)</li></ul>	134 134 134 136 139 140 143 TERMINAL 144 REMOTE 145 TERMINAL 146 TERMINAL 148 TERMINAL 148 TERMINAL 148
<ul> <li>HIGHLIGHTED)</li></ul>	134 134 134 136 139 140 143 TERMINAL 144 REMOTE 145 TERMINAL 146 146 TERMINAL 148 TERMINAL 148 TERMINAL 148 TERMINAL
<ul> <li>HIGHLIGHTED)</li></ul>	134 134 134 139 140 143 TERMINAL 144 REMOTE 145 TERMINAL 146 ERMINAL 147 TERMINAL 148 TERMINAL 148 TERMINAL 149
<ul> <li>HIGHLIGHTED)</li></ul>	134 134 134 139 140 143 TERMINAL 144 REMOTE 145 TERMINAL 146 146 TERMINAL 148 TERMINAL 148 TERMINAL 148 TERMINAL 149 150
<ul> <li>HIGHLIGHTED)</li></ul>	134 134 134 139 140 143 TERMINAL 144 REMOTE 145 TERMINAL 146 TERMINAL 148 TERMINAL 148 TERMINAL 148 TERMINAL 149 150 153
<ul> <li>HIGHLIGHTED)</li></ul>	134 134 134 139 140 143 TERMINAL 144 REMOTE 145 TERMINAL 146 146 TERMINAL 148 TERMINAL 148 TERMINAL 148 TERMINAL 149 150 153 9L71 HAS
<ul> <li>HIGHLIGHTED)</li> <li>4.2.5.1 TRANSMITTING THE LOS PATTERN</li></ul>	134 134 134 139 140 143 TERMINAL 144 REMOTE 145 TERMINAL 146 TERMINAL 146 TERMINAL 148 TERMINAL 148 TERMINAL 148 TERMINAL 149 150 153 9L71 HAS DCK HIGH-
<ul> <li>HIGHLIGHTED)</li> <li>4.2.5.1 TRANSMITTING THE LOS PATTERN</li> <li>4.2.5.2 TRANSMITTING THE DS3 AIS PATTERN</li> <li>4.2.5.3 TRANSMITTING THE DS3 IDLE PATTERN</li> <li>4.2.5.4 TRANSMITTING THE DS3 IDLE PATTERN</li> <li>4.2.5.4 TRANSMITTING THE FERF/RDI INDICATOR</li> <li>Figure 59. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK DECLARING THE LOS DEFECT CONDITION</li> <li>Figure 60. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK, TRANSMITTING A DS3 FRAME TO THE REMOTE WITH THE X BITS SET TO "0".</li> <li>Figure 61. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK RECEIVING A PROPER DS3 SIGNAL FROM THE I TERMINAL EQUIPMENT (E.G., THE LOS DEFECT CONDITION IS CLEARED).</li> <li>Figure 62. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK, TRANSMITTING A DS3 FRAME TO THE REMOTE EQUIPMENT WITH EACH OF THE X BITS SET TO "1".</li> <li>4.2.5.5 SETTING X BITS TO "1"</li> <li>4.2.5.6 TRANSMITTING THE FEBE (FAR-END BLOCK ERROR) INDICATOR</li> <li>Figure 63. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK RECEIVING A DS3 FRAME FROM THE REMOTE 1 WITH CORRECT F, M AND CP BITS.</li> <li>Figure 64. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK RECEIVING A DS3 FRAME TO THE REMOTE 1 WITH CORRECT F, M AND CP BITS.</li> <li>Figure 65. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK RECEIVING A DS3 FRAME TO THE REMOTE 1 WITH CORRECT F, M AND CP BITS.</li> <li>Figure 64. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK RECEIVING A DS3 FRAME TO THE REMOTE 1 WITH AN INCORRECT CP BIT.</li> <li>Figure 65. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK RECEIVING A DS3 FRAME TO THE REMOTE 1 WITH AN INCORRECT CP BIT.</li> <li>Figure 66. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK, TRANSMITTING A DS3 FRAME TO THE REMOTE 1 WITH AN INCORRECT CP BIT.</li> <li>Figure 67. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK, TRANSMITTING A DS3 FRAME TO THE REMOTE WITH THE FEBE BITS SET TO "0, 1, 1".</li> <li>4.2.6. TRANSMIT DS3/E3 LIU</li></ul>	134 134 134 139 140 143 TERMINAL 144 REMOTE 145 TERMINAL 146 EERMINAL 147 TERMINAL 148 TERMINAL 148 TERMINAL 148 TERMINAL 149 153
<ul> <li>HIGHLIGHTED).</li> <li>4.2.5.1 TRANSMITTING THE LOS PATTERN</li></ul>	134 134 134 136 139 140 143 TERMINAL 144 REMOTE 145 TERMINAL 146 146 TERMINAL 147 TERMINAL 148 TERMINAL 148 TERMINAL 148 TERMINAL 149 153 153 154
<ul> <li>HIGHLIGHTED).</li> <li>4.2.5.1 TRANSMITTING THE LOS PATTERN</li> <li>4.2.5.2 TRANSMITTING THE DS3 AIS PATTERN</li> <li>4.2.5.3 TRANSMITTING THE DS3 IDLE PATTERN</li> <li>4.2.5.4 TRANSMITTING THE PERF/RDI INDICATOR</li> <li>FIGURE 59. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK DECLARING THE LOS DEFECT CONDITION</li> <li>FIGURE 60. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK, TRANSMITTING A DS3 FRAME TO THE REMOTE WITH THE X BITS SET TO "0".</li> <li>FIGURE 61. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK, TRANSMITTING A DS3 FRAME TO THE REMOTE WITH THE X BITS SET TO "0".</li> <li>FIGURE 61. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK, TRANSMITTING A DS3 FRAME TO THE REMOTE EQUIPMENT (E.G., THE LOS DEFECT CONDITION IS CLEARED).</li> <li>FIGURE 62. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK, TRANSMITTING A DS3 FRAME TO THE REMOTE EQUIPMENT WITH EACH OF THE X BITS SET TO "1".</li> <li>4.2.5.5 SETTING X BITS TO "1"</li> <li>4.2.5.5 SETTING X BITS TO "1"</li> <li>4.2.5.6 TRANSMITTING THE FEBE (FAR-END BLOCK ERROR) INDICATOR</li> <li>FIGURE 63. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK RECEIVING A DS3 FRAME FROM THE REMOTE TWITH CORRECT F, M AND CP BITS</li> <li>FIGURE 64. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK RECEIVING A DS3 FRAME FROM THE REMOTE TWITH THE FEBE BITS SET TO "1, 1, 1".</li> <li>FIGURE 65. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK RECEIVING A DS3 FRAME FROM THE REMOTE TWITH THE FEBE BITS SET TO "0, 1, 1".</li> <li>4.2.5.7 SETTING THE TRANSMIT DS3/E3 FRAMER BLOCK TRANSMITTING A DS3 FRAME TO THE REMOTE TWITH THE FEBE BITS SET TO "0, 1, 1".</li> <li>4.2.5.7 SETTING THE TRANSMIT DS3/E3 FRAMER BLOCK TRANSMITTING A DS3 FRAME TO THE REMOTE TWITH THE FEBE BITS SET TO "0, 1, 1".</li> <li>4.2.6. TRANSMIT DS3/E3 LIU BLOCK - DS3 APPLICATIONS</li> <li>FIGURE 67. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT7 BEEN CONFIGURED TO OPERA</li></ul>	134 134 134 136 139 140 143 TERMINAL 144 REMOTE 145 TERMINAL 146 146 TERMINAL 147 TERMINAL 148 TERMINAL 148 TERMINAL 148 TERMINAL 149 153 154 155
<ul> <li>HIGHLIGHTED).</li> <li>4.2.5.1 TRANSMITTING THE LOS PATTERN</li> <li>4.2.5.2 TRANSMITTING THE DS3 AIS PATTERN</li> <li>4.2.5.3 TRANSMITTING THE DS3 IDLE PATTERN</li> <li>4.2.5.4 TRANSMITTING THE DS3 IDLE PATTERN</li> <li>4.2.5.4 TRANSMITTING THE FERF/RDI INDICATOR</li> <li>FIGURE 59. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK DECLARING THE LOS DEFECT CONDITION</li> <li>FIGURE 61. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK, TRANSMITTING A DS3 FRAME TO THE REMOTE WITH THE X BITS SET TO "0".</li> <li>FIGURE 61. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK RECEIVING A PROPER DS3 SIGNAL FROM THE I TERMINAL EQUIPMENT (E.G., THE LOS DEFECT CONDITION IS CLEARED).</li> <li>FIGURE 62. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK, TRANSMITTING A DS3 FRAME TO THE REMOTE EQUIPMENT WITH EACH OF THE X BITS SET TO "1"</li> <li>4.2.5.5 SETTING X BITS TO "1"</li> <li>4.2.5.5 SETTING X BITS TO "1"</li> <li>4.2.5.5 TRANSMITTING THE FEBE (FAR-END BLOCK ERROP) INDICATOR</li> <li>FIGURE 63. ILLUSTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK, TRANSMITTING A DS3 FRAME TO THE REMOTE TWITH CORRECT F, MAND CP BITS.</li> <li>FIGURE 64. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK TRANSMITTING A DS3 FRAME TO THE REMOTE TWITH CORRECT F, MAND CP BITS.</li> <li>FIGURE 65. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK TRANSMITTING A DS3 FRAME TO THE REMOTE TWITH THE FEBE BITS SET TO "1, 1, "</li> <li>FIGURE 66. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK TRANSMITTING A DS3 FRAME FROM THE REMOTE TWITH THE FEBE BITS SET TO "1, 1, "</li> <li>FIGURE 66. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK, TRANSMITTING A DS3 FRAME TO THE REMOTE TWITH THE FEBE BITS SET TO "0, 1, 1, "</li> <li>4.2.5.7 SETTING THE TRANSMIT DS3 FRAMER BLOCK TIMING REFERENCE</li> <li>4.2.6.1 THE B3ZS LUD BLOCK - DS3 APPLICATIONS</li> <li>FIGURE 67. ILLUSTRATION OF THE VEAR-END TRANSMIT DS3/E3 FRAMER BLOCK, TRANSMIT DIRCUTION, UNEAVERT THE XR</li></ul>	134 134 134 136 139 140 143 TERMINAL 144 REMOTE TERMINAL 146 146 TERMINAL 147 TERMINAL 148 TERMINAL 148 TERMINAL 148 TERMINAL 149 153 153 155 155



V. P2.0.0	1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMERLIU COMBO - CC/HDLC ARCHITEC	TURE
FIGUR	RE 70. A SIMPLISTIC ILLUSTRATION OF THE ROLE/FUNCTION OF THE JITTER ATTENUATOR PLL BLOCK WITHIN THE XRT71D03 156	3 Device
FIGUR	RE 71. A SIMPLE ILLUSTRATION OF THE JITTER TRANSFER CHARACTERISTICS OF EACH JITTER ATTENUATOR PLL (WITHIN TH XRT79L71)	ie 157
FIGUR	RE 72. ILLUSTRATION OF THE PHYSICAL ARCHITECTURE OF 2-CHANNEL JITTER ATTENUATOR FIFO ARCHITECTURE WITHIN THE ATTENUATOR BLOCK	E JITTER 158
FIGUR	RE 73. ILLUSTRATION OF THE JITTER ATTENUATOR FIFO AND THE FIFO WRITE AND FIFO READ POINTERS	160
TABLE	24: THE RELATIONSHIP BETWEEN THE STATES OF BITS 2 AND 0 (WITHIN THE JITTER ATTENUATOR CONTROL REGISTER) A	ND THE
	(1) ENABLE/DISABLE STATE OF THE JITTER ATTENUATOR, AND (2) THE SIZE OF THE JITTER ATTENUATOR FIFO	162
	4.2.6.3 THE TRANSMIT CONTROL BLOCK	165
	4.2.6.4 THE TRANSMIT PULSE SHAPING BLOCK	165
FIGUR	RE 74. DS3 PULSE TEMPLATE MEASUREMENT - TAKEN WITH 0 FEET OF CABLE LOSS WITH THE TXLEV BIT SET TO "0"	167
FIGUR	re 75. DS3 Pulse Template Measurement - taken with 225 feet of cable loss with the TxLEV bit-field set to "	0"168
FIGUR	RE 76. DS3 PULSE TEMPLATE MEASUREMENTS - TAKEN WITH 225 FEET OF CABLE LOSS WITH THE TXLEV BIT-FIELD SET TO	"1"169
FIGUR	RE 77. DS3 PULSE TEMPLATE MEASUREMENT - TAKEN WITH 450 FEET OF CABLE LOSS WITH THE TXLEV BIT-FIELD SET TO "	1"170
	4.2.6.5 THE TRANSMIT LINE DRIVER BLOCK	170
FIGUE	4.2.6.6 THE TRANSMIT DRIVE MONITOR BLOCK	1/1
FIGUH	12 / 8. A SCHEMATIC DESIGN, DEPICTING THE REQUIRED CONNECTIONS FOR EXTERNAL TRANSMIT DRIVE MONITORING DE 79. A SCHEMATIC DESIGN, DEPICTING THE REQUIRED CONNECTIONS FOR INTERNAL TRANSMIT DRIVE MONITORING	172
FIGUH	4 2 6 7 INTEDEACING THE TRANSMIT DRIVE MIONTORING	175 177
FIGUR	72.3.0.1 INTERFACING THE TRANSMIT DESIGN FOR DESIGN TO THE LINE	
ridon		
43 TI		178
FIGUR	RE 81 ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY WHENEVER THE XRT29	171 нас
i laon	REEN CONFIGURED TO OPERATE IN THE DS3 CI FAR-CHANNEL FRAMER MODE	178
4.3	3.1 RECEIVE DS3 LIU BLOCK	. 178
FIGUR	e 82. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79	L71 HAS
	BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE DS3 LIU BLOCK HIGH 179	LIGHTED)
FIGUR	RE 83. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71	180
	4.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE	180
FIGUR	RE 84. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XRT79L71) TO THE	LINE181
	4.3.1.2 THE AUTOMATIC GAIN CONTROL BLOCK	181
	4.3.1.3 THE RECEIVE EQUALIZER BLOCK	182
	4.3.1.4 THE CLOCK AND DATA RECOVERY BLOCK	183
FIGUR	4.3.1.3 THE SFM (SINGLE-FREQUENCY MODE) SYNTHESIZER DLOCK	
T IGUN	TO OPERATE IN THE SEM MODE	187
FIGUR	TO OFERATE IN THE OT IN MODE.	
110011	TO OPERATE IN THE MULTIPLEVER MODE	189
FIGUR	RE 87. ILLUSTRATION OF RECOMMENDATIONS FOR THE DS3CI K/SEMCI K AND E3CI K INPUT PINS. IF THE SEM SYNTHESIZE	100 в Вгоск
	IS CONFIGURED TO OPERATE IN THE MULTIPLEXER MODE, ONLY TO SUPPORT DS3 MODE OPERATION.	191
	4.3.1.6 THE LOS DECLARATION AND CLEARANCE CRITERIA FOR DS3 APPLICATIONS	192
	4.3.1.7 JITTER ATTENUATOR BLOCK	196
	4.3.1.8 THE B3ZS DECODER BLOCK	196
	4.3.1.9 PERFORMANCE CHARACTERISTICS OF THE RECEIVE DS3 LIU BLOCK	196
FIGUR	RE 88. ILLUSTRATION OF TEST SET-UP TO PERFORM THE RECEIVE SENSITIVITY LOW-LEVEL TEST	197
Table	25: Receive Sensitivity Test Results (DS3 Applications)	198
FIGUR	RE 89. ILLUSTRATION OF TEST SET-UP USED TO TEST THE XRT79L71 FOR INTERFERENCE MARGIN	198
Table	26: INTERFERENCE MARGIN TEST RESULTS FOR DS3 APPLICATIONS	199
	4.3.1.10 Heceive DS3/E3 LIU Block Interrupts	199
4.3	3.2 RECEIVE DS3 FRAMER BLOCK	. 199
FIGUR	12 90. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE HECEVE DIRECTION CIRCUITRY, WHENEVER THE XHI 1 /91	L/1 HAS
	BEEN CONFIGURED TO OPENATE IN THE D53 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE D53/E3 FRAMER BLO	CK HIGH-
		200
FIGUR	4.3.2.1 THE FRAME-ACQUISITION MODE RE 91. THE STATE MACHINE DIAGRAM FOR THE RECEIVE DS3 FRAMER BLOCK'S FRAME ACQUISITION/MAINTENANCE ALGOP 201	201 RITHM
FIGUR	THE STATE MACHINE DIAGRAM FOR THE RECEIVE DS3 FRAMER BLOCK'S FRAME ACQUISTION/MAINTENANCE ALGORITH THE F-BIT SEARCH STATE SHADED)	нм (wiтн 202
FIGUR	RE 93. THE STATE MACHINE DIAGRAM FOR THE RECEIVE DS3 FRAMER BLOCK'S FRAME ACQUISTION/MAINTENANCE ALGORITH THE M-BIT SEARCH STATE SHADED)	нм (wiтн 204
TABLE	27: The Relationship between the contents of Bit 2 (Framing with Valid P-bits) within the Rx DS3 Configurat Status Register, and the resulting Framing Acquisition Criteria	TION AND 205
_	4.3.2.2 THE FRAME-MAINTENANCE MODE - THE OOF/LOF DEFECT DECLARATION CRITERIA	205

TABLE 28: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 1 (F-SYNC ALGO) WITHIN THE RECEIVE DS3 CONFIGURATION AND STATUS



#### TABLE 29: THE RELATIONSHIP BETWEEN THE CONTENTS OF BIT 0 (M-SYNC ALGO) WITHIN THE RECEIVE DS3 CONFIGURATION AND STATUS FIGURE 94. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL EQUIPMENT TRANSMITTING THE FERF/RDI INDICATOR TO THE REMOTE 217 217 4.3.2.11 DETECTING FRAMING BIT ERRORS ...... 224 FIGURE 95. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD CONTROLLER BLOCK TABLE 30: THE RELATIONSHIP BETWEEN THE CONTENTS WITHIN BITS 4 AND 5 (RXLAPDTYPE[1:0]) AND THE TYPE OF LAPD/PMDL MES-FIGURE 98. FLOW-CHART DEPICTING AN APPROACH THAT CAN BE USED FOR READING OUT THE CONTENTS OF A NEWLY RECEIVED LAPD/ FIGURE 99. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIVE LAPD/ FIGURE 100. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE FEAC CONTROLLER BLOCK 4.3.5 RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK FIGURE 103. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY. WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE OVERHEAD DATA OUTPUT TABLE 31: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK ..... 241 4.3.5.1 OPERATING THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK USING METHOD 1 - THE RXOHCLK METHOD 242 FIGURE 104. ILLUSTRATION ON HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE RECEIVE OVERHEAD DATA OUTPUT TABLE 32: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN THE RXOHCLK SIGNAL. SINCE THE RXOHFRAME SIGNAL was last sampled "High" to the DS3 Overhead Bit that is being processed by the Receive Overhead Data Output 4.3.5.2 OPERATING THE RECEIVE OVERHEAD DATA INPUT INTERFACE BLOCK USING METHOD 2 - THE RXCLK/RXOHENABLE FIGURE 105. ILLUSTRATION ON HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE RECEIVE OVERHEAD DATA OUTPUT TABLE 33: THE RELATIONSHIP BETWEEN THE NUMBER OF PULSES IN THE RXOHENABLE SIGNAL, SINCE THE RXOHFRAME SIGNAL WAS LAST SAMPLED "HIGH" TO THE DS3 OVERHEAD BIT THAT IS BEING OUTPUT (VIA THE RXOH OUTPUT PIN) BY THE RECEIVE OVERHEAD FIGURE 106. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE DS3 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE PAYLOAD DATA OUTPUT IN-FIGURE 107. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE RECEIVE PAYLOAD DATA OUTPUT FIGURE 108. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR SERIAL MODE OPERATION

XRT79L71



1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMERLIU COMBO - CC/HDLC ARCHITECTURE

PRELIMINARY

254	
FIGURE 109. AN ILLUSTRATION OF HO	N TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE RECEIVE PAYLOAD DATA INPUT
INTERFACE BLOCK OF THE X	RT79L71 FOR GAPPED-CLOCK MODE OPERATIONS
FIGURE 110. An Illustration of the Be	havior of the Receive Payload Data Output Interface Block signals, whenever it has been cor
figured to operate in the "G	apped-Clock" Mode
4.3.6.2 NIBBLE-PARALLEL MC	DE OPERATION OF THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE
FIGURE 111. AN ILLUSTRATION OF HOW	I TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE RECEIVE PAYLOAD DATA OUTPU
INTERFACE BLOCK OF THE X	RT79L71 FOR NIBBLE-PARALLEL MODE OPERATION
FIGURE 112. AN ILLUSTRATION OF THE	BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR NIBBLE-PARALLEL MODE OF
ERATION	258
5.0 ABCHITECTUBAL/FUNCTION	VAL DESCRIPTION OF THE XRT 791 71 - E3 ITU-T G 751 MODE OPER
5.1 DESCRIPTION OF THE E3, I	TU-T G.751 FRAME STRUCTURE AND THE OVERHEAD BITS 259
FIGURE 113. ILLUSTRATION OF THE ES	R, ITU-T G.751 Framing Format
TABLE 35: THE RELATIONSHIP BETWEE	imes the contents of Bits 2 (Frame Format) and 6 (IsDS3) within the Framer Operating Mod
REGISTER, AND THE RESULT	ING FRAMING FORMAT
FIGURE 114. A SIMPLE ILLLUSTRATION	OF A NEAR-END TERMINAL EXCHANGING E3 DATA WITH A REMOTE TERMINAL, IN AN UN-ERRED MAI
NER	
FIGURE 115. A SIMPLE ILLUSTRATION	OF THE NEAR-END TERMINAL TRANSMITTING THE UN-ERRED INDICATION TO THE REMOTE TERMINA
EQUIPMENT	
FIGURE 116. A SIMPLE ILLUSTRATION C	)F A NEAR-END TERMINAL DECLARING THE LOS DEFECT CONDITION WITHIN ITS INCOMING E3 SIGNA
263	
FIGURE 117. A SIMPLE ILLUSTRATION (	OF THE NEAR-END TERMINAL EQUIPMENT TRANSMITTING THE FERF/RDI INDICATOR TO THE REMOT
TERMINAL EQUIPMENT	
FIGURE 118. A SIMPLE ILLUSTRATION	OF A NEAR-END TERMINAL EXCHANGING E3 DATA WITH A REMOTE TERMINAL, IN AN UN-ERRED MAI
NER	
FIGURE 119. A SIMPLE ILLUSTRATION	OF THE NEAR-END TERMINAL TRANSMITTING THE UN-ERRED INDICATION TO THE REMOTE TERMINA
EQUIPMENT	
FIGURE 120. A SIMPLE ILLUSTRATION	OF A NEAR-END TERMINAL DETECTING BIP-4 NIBBLE ERRORS WITHIN ITS INCOMING E3 SIGNAL26
FIGURE 121. A SIMPLE ILLUSTRATION O	F THE NEAR-END TERMINAL EQUIPMENT TRANSMITTING THE FEBE/REI INDICATOR TO THE REMOT
TERMINAL EQUIPMENT	
5.2 THE TRANSMIT DIRECTION	- E3. ITU-T G.751 CLEAR-CHANNEL FRAMER APPLICATIONS
FIGURE 122 IN USTRATION OF THE FI	INCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY WHENEVER THE XRT791 71
HAS BEEN CONFIGURED TO (	PERATE IN THE E3 ITU-T G 751 CLEAR-CHANNEL FRAMER MODE 266
5.2.1 TRANSMIT PAYLOAD DA	
FIGURE 123 IN USTRATION OF THE FI	INCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT791.71
HAS BEEN CONFIGURED TO (	PERATE IN THE E3. ITU-T G 751 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT PAYLOA)
DATA INPLIT INTERFACE BLO	267 (1111) 267
TABLE 36: LIST AND DESCRIPTION OF	THE PINS ASSOCIATED WITH THE TRANSMIT PAVI OAD DATA INPUT INTERFACE RUCK 268
TABLE 37: A SUMMARY OF THE "TRAN	SMIT PAYLOAD DATA INPUT INTERFACE" MODES 271
5 2 1 1 MODE 1 - SERIAI / LOC	P-TIMING MODE OPERATION OF THE TRANSMIT PAVI OAD DATA INPUT INTERFACE BLOCK 271
FIGURE 124 AN ILLUSTRATION OF HOL	V TO INTERFACE THE SYSTEM-SIDE TERMINAL FOURPENT TO THE TRANSMIT PAYLOAD DATA INPU
INTEREACE BLOCK OF THE	RT79171 FOR MODE 1 (SERIAL/LOOP-TIMING) OPERATION 272
FIGURE 125 AN ILLUSTRATION OF THE	: REHAVIOR OF THE SYSTEM-SIDE TERMINAL FOLIRMENT SIGNALS FOR MODE 1 (SERIAL/LOOD-TH
ING) MODE OPERATION	272
5 2 1 2 MODE 2 - SEPIA / LOC	AL-TIMING/EDAME SLAVE MODE ODEDATION OF THE TRANSMIT DAVI OAD DATA INDUIT INTERFACT
S.Z. T.Z MODE Z - SERIAL/EUG	AL-TIMING/I RAME SLAVE MODE OPERATION OF THE TRANSMIT PATLOAD DATA INFOT INTERFACT
	N TO INTERFACE THE SVETEM SIDE TERMINAL FOURIEMENT SIGNALS FOR MODE 2 /SERIA // OCAL
TIGURE 120. AN ILLUSTRATION OF HO	F OPERATION
FIGURE 127 AN ILLUSTRATION OF THE	E OPERATION
FIGURE 127. AN ILLUSTRATION OF THE	DEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR WODE 2 (SERIAL/LOCAL-TIN
ING/FRAME SLAVE) MODE C	PERATION
5.2.1.3 MODE 5 - SERIAL/LUC	AL-TIMING/FRAME MASTER MODE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACT
FIGURE 120. AN ILLUSTRATION AS TO	10W SHOULD INTERFACE THE STSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 5 (SERIAL
LUCAL-TIMING/FRAME-SLAV	-) MODE OPERATION
FIGURE 129. AN ILLUSTRATION OF THE	DEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR WODE 3 (SERIAL/LOCAL-TIN
ING/FRAME-MASTER) MODE	
3.2. I.4 MODE 4 - NIBBLE-PAF	ALLEL/LUOP-TIMING MUDE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE
	279
FIGURE 13U. AN ILLUSTRATION OF HON	VIOINTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT PAYLOAD DATA INPU
INTERFACE BLOCK OF THE X	MI/9L/IFOR MODE 4 (NIBBLE-MARALLEL/LOOP-IMING) UPERATION
FIGURE 131. AN ILLUSTRATION OF THE	BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 4 (NIBBLE-PARALLE
LOOP-TIMING) MODE OPER	TION
5.2.1.5 MODE 5 - NIBBLE-PAR	ALLEL/LOCAL- IMING/FRAME SLAVE MODE OPERATION FOR THE TRANSMIT PAYLOAD DATA INPU
INTERFACE BLOCK	
FIGURE 132. AN ILLUSTRATION OF HOW	/ TO INTERFACE THE SYSTEM-SIDE I ERMINAL EQUIPMENT SIGNALS FOR MODE 5 (NIBBLE-PARALLE



#### 1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMERLIU COMBO - CC/HDLC ARCHITECTURE REV. P2.0.0 FIGURE 133. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 5 (NIBBLE-PARALLEL/ 5.2.1.6 MODE 6 - NIBBLE-PARALLEL/LOCAL-TIMING/FRAME MASTER MODE OPERATION FOR THE TRANSMIT PAYLOAD DATA IN-FIGURE 134. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 6 (NIBBLE-PARALLEL/ FIGURE 135. AN ILLUSTRATION OF THE BEHAVIOR OF THE SYSTEM-SIDE TERMINAL EQUIPMENT SIGNALS FOR MODE 6 (NIBBLE-PARALLEL/ FIGURE 136. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT PAYLOAD DATA INPUT FIGURE 137. AN ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT PAYLOAD DATA INPUT 5.2.1.8 ACCEPTING AND INSERTING E3 OVERHEAD BYTES VIA THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK . 292 FIGURE 138. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT OVERHEAD TABLE 38: HOW THE TRANSMIT E3 FRAMER BLOCK INTERNALLY GENERATES EACH OF THE OVERHEAD BITS/BYTES - E3, ITU-T G.751 AP-TABLE 39: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK 5.2.2.1 OPERATING THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK USING METHOD 1 - THE TXOHCLK METHOD 296 FIGURE 139. ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT OVERHEAD DATA INPUT TABLE 40: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN THE TXOHCLK SIGNAL, SINCE THE TXOHFRAME SIGNAL WAS LAST SAMPLED "HIGH" TO THE E3 OVERHEAD BIT THAT IS BEING PROCESSED BY THE TRANSMIT OVERHEAD DATA INPUT FIGURE 140. ILLUSTRATION OF THE SIGNALING THAT MUST OCCUR BETWEEN THE SYSTEM-SIDE TERMINAL EQUIPMENT AND THE TRANSMIT OVERHEAD DATA INPUT INTERFACE OF THE XRT79L71, IN ORDER TO CONFIGURE THE XRT79L71 TO TRANSMIT THE FERF/RDI 5.2.2.2 OPERATING THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK USING METHOD 2 - THE TXINCLK/TXOHENABLE FIGURE 141. ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT OVERHEAD DATA INPUT TABLE 41: THE RELATIONSHIP BETWEEN THE NUMBER OF PULSES IN THE TXOHENABLE SIGNAL, SINCE THE TXOHFRAME SIGNAL WAS LAST SAMPLED "HIGH" TO THE E3 OVERHEAD BIT THAT IS CURRENTLY BEING PROCESSED BY THE TRANSMIT OVERHEAD DATA INPUT FIGURE 142. ILLUSTRATION OF THE SIGNALING THAT MUST OCCUR BETWEEN THE SYSTEM-SIDE TERMINAL EQUIPMENT AND THE TRANSMIT OVERHEAD DATA INPUT INTERFACE OF THE XRT79L71, IN ORDER TO CONFIGURE THE XRT79L71 TO TRANSMIT THE FERF/RDI FIGURE 143. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY. WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3. ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT LAPD CON-TABLE 42: THE LAPD MESSAGE TYPE AND THE CORRESPONDING VALUE OF THE FIRST BYTE, WITHIN THE INFORMATION PAYLOAD (FOR TABLE 43: A MAPPING OF THE VALUE TO BE WRITTEN INTO INDIRECT ADDRESS LOCATION 0x11B0 AND THE CORRESPONDING PMDL MES-FIGURE 145. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO WRITING THE PAYLOAD PORTION OF THE LAPD/PMDL MES-FIGURE 146. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO WRITING IN THE REMAINING BYTES OF THE OUTBOUND MES-FIGURE 147. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE "TRANSMIT DS3/E3

FIGURE 148. A SIMPLE ILLUSTRATION OF A "NEAR-END" TERMINAL EXCHANGING E3 DATA WITH A REMOTE TERMINAL, IN AN UN-ERRED MAN-



REV. P2.0.0

FIGURE 149. A SIMPLE ILLUSTRATION OF THE "NEAR-END" TERMINAL TRANSMITTING THE "UN-ERRED" INDICATION	
NAL FOURPMENT	N TO THE REMOTE TERMI- 326
FIGURE 150. A SIMPLE ILLUSTRATION OF A "NEAR-END" TERMINAL DETECTING BIP-4 NIBBLE ERRORS WITHIN IT	'S INCOMING E3 SIGNAL
FIGURE 151. A SIMPLE ILLUSTRATION OF THE "NEAR-END" TERMINAL EQUIPMENT TRANSMITTING THE FEBE/RE	I INDICATOR TO THE RE-
MOTE TERMINAL EQUIPMENT	
5.2.4.5 SETTING THE TRANSMIT ES FRAMER BLOCK TIMING REFERENCE	
5.2.4.6 CONTROLLING THE STATE OF THE N-BIT WITHIN THE OUTBOUND ES DATA-STREAM	
5.2.5 IRANSMIT DS/ES LID BLOCK - ES APPLICATIONS	
FIGURE 192. ILLUSTINATION OF THE FUNCTIONAL BLOCK TO JACKAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHE	ENEVER THE ART / 9L/T
HAS BEEN CONFIGURED TO OPENATE IN THE E3, ITU-TG. 75T CLEAR-CHANNEL FHAMEH MODE (WITH	THE TRANSMIT D53/E3
FHAMEH BLOCK HIGHLIGHTEDL	
FIGURE 153. ILLUSTRATION OF THE TRANSMIT DS3/E3 LTO BLOCK WITHIN THE XRT/9L/T	
	ວວວ ວວວ
3.2.3.2 The different end of the control of the control of the second se	333 201
FIGURE 154. AN ILLUSTRATION OF THE FUNCTIONAL DLOCK DIAGRAM OF THE JITTER ATTENDATOR DLOCK	
FIGURE 155. A SIMPLISTIC ILLUSTRATION OF THE ROLE/FUNCTION OF THE JITTER ATTENUATOR PLL BLOCK WITH FIGURE 156. A SIMPLE ILLUSTRATION OF THE JITTER TRANSFER CHARACTERISTICS OF EACH JITTER ATTENUATO XRT79I 71)	NR PLL (WITHIN THE
Figure 157. Illustration of the Physical Architecture of 2-Channel Jitter Attenuator FIFO Archi	TECTURE WITHIN THE JIT-
TER ATTENUATOR BLOCK	
FIGURE 158. ILLUSTRATION OF THE JITTER ATTENUATOR FIFO AND THE FIFO_WRITE AND FIFO_READ POINT	TERS
TABLE 44: THE RELATIONSHIP BETWEEN THE STATES OF BITS 2 AND 0 (WITHIN THE "JITTER ATTENUATOR CONTF	ROL" REGISTER) AND THE
(1) ENABLE/DISABLE STATE OF THE JITTER ATTENUATOR, AND (2) THE SIZE OF THE JITTER ATTENUAT	OR FIFO 341
5.2.5.3 THE TRANSMIT CONTROL BLOCK	344
5.2.5.4 THE TRANSMIT PULSE SHAPING BLOCK	
FIGURE 159. E3 PULSE TEMPLATE MEASUREMENT - TAKEN WITH 0 FEET OF CABLE LOSS	
5.2.5.5 The Transmit Line Driver Block	345
5.2.5.6 THE TRANSMIT DRIVE MONITOR BLOCK	346
FIGURE 160. A SCHEMATIC DESIGN, DEPICTING THE REQUIRED CONNECTIONS FOR "EXTERNAL" TRANSMIT DRIVE	E Monitoring 346
FIGURE 161. A SCHEMATIC DESIGN, DEPICTING THE REQUIRED CONNECTIONS FOR "INTERNAL" TRANSMIT DRIVE	Monitoring 350
5.2.5.7 INTERFACING THE TRANSMIT DS3/E3 LIU BLOCK TO THE LINE	352
Figure 162. Schematic Design, depicting how to interface the Transmit DS3/E3 LIU BLock (of the X	(RT79L71) TO THE LINE
352	
5.3 THE RECEIVE DIRECTION	
FIGURE 163. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY WHENE	VER THE XRT79L71 HAS
BEEN CONFIGURED TO OPERATE IN THE E3 CLEAR-CHANNEL FRAMER MODE	354
5.3.1 THE RECEIVE E3 LIU BLOCK	354
FIGURE 164. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENE	
been configured to operate in the E3, ITU-T G.751 Clear-Channel Framer Mode (with the	VER THE XRT79L71 HAS
	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU"
BLOCK HIGHLIGHTED).	"RECEIVE DS3/E3 LIU" 
BLOCK HIGHLIGHTED) FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
BLOCK HIGHLIGHTED). FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71 5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
BLOCK HIGHLIGHTED). FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71 5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE FIGURE 166. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XF	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
BLOCK HIGHLIGHTED). FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71 5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE FIGURE 166. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XF 357	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
BLOCK HIGHLIGHTED). FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71 5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE FIGURE 166. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XF 357 5.3.1.2 THE AUTOMATIC GAIN CONTROL BLOCK	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
BLOCK HIGHLIGHTED). FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71 5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE FIGURE 166. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XF 357 5.3.1.2 THE AUTOMATIC GAIN CONTROL BLOCK 5.3.1.3 THE RECEIVE EQUALIZER BLOCK	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
BLOCK HIGHLIGHTED). FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71 5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE FIGURE 166. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XF 357 5.3.1.2 THE AUTOMATIC GAIN CONTROL BLOCK 5.3.1.3 THE RECEIVE EQUALIZER BLOCK 5.3.1.4 THE CLOCK AND DATA RECOVERY BLOCK	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
BLOCK HIGHLIGHTED). FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71 5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE FIGURE 166. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XF 357 5.3.1.2 THE AUTOMATIC GAIN CONTROL BLOCK 5.3.1.3 THE RECEIVE EQUALIZER BLOCK 5.3.1.4 THE CLOCK AND DATA RECOVERY BLOCK 5.3.1.5 THE SFM (SINGLE-FREQUENCY MODE) SYNTHESIZER BLOCK	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
BLOCK HIGHLIGHTED). FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71 5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE FIGURE 166. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XF 357 5.3.1.2 THE AUTOMATIC GAIN CONTROL BLOCK 5.3.1.3 THE RECEIVE EQUALIZER BLOCK 5.3.1.4 THE CLOCK AND DATA RECOVERY BLOCK 5.3.1.5 THE SFM (SINGLE-FREQUENCY MODE) SYNTHESIZER BLOCK FIGURE 167. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYNTHESIZER" BLOCK FUNCTIONS WHENEY	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
BLOCK HIGHLIGHTED). FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
<ul> <li>BLOCK HIGHLIGHTED).</li> <li>FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71</li> <li>5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE</li> <li>FIGURE 166. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XF 357</li> <li>5.3.1.2 THE AUTOMATIC GAIN CONTROL BLOCK</li> <li>5.3.1.3 THE RECEIVE EQUALIZER BLOCK</li> <li>5.3.1.4 THE CLOCK AND DATA RECOVERY BLOCK</li> <li>5.3.1.5 THE SFM (SINGLE-FREQUENCY MODE) SYNTHESIZER BLOCK</li> <li>FIGURE 167. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYNTHESIZER" BLOCK FUNCTIONS WHENEVE URED TO OPERATE IN THE "SFM" MODE.</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYTHESIZER" BLOCK FUNCTIONS WHENEVER IT TO OPERATE IN THE "MULTIPLEXER" MODE.</li> </ul>	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
<ul> <li>BLOCK HIGHLIGHTED).</li> <li>FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71</li> <li>5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE</li> <li>FIGURE 166. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XF 357</li> <li>5.3.1.2 THE AUTOMATIC GAIN CONTROL BLOCK</li> <li>5.3.1.3 THE RECEIVE EQUALIZER BLOCK</li> <li>5.3.1.4 THE CLOCK AND DATA RECOVERY BLOCK</li> <li>5.3.1.5 THE SFM (SINGLE-FREQUENCY MODE) SYNTHESIZER BLOCK</li> <li>FIGURE 167. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYNTHESIZER" BLOCK FUNCTIONS WHENEVE URED TO OPERATE IN THE "SFM" MODE.</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYTHESIZER" BLOCK FUNCTIONS WHENEVER I TO OPERATE IN THE "MULTIPLEXER" MODE.</li> <li>5.3.1.6 THE LOS DECLARATION AND CLEARANCE CRITERIA FOR E3 APPLICATIONS</li> </ul>	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
<ul> <li>BLOCK HIGHLIGHTED).</li> <li>FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71</li> <li>5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE</li> <li>FIGURE 166. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XF 357</li> <li>5.3.1.2 THE AUTOMATIC GAIN CONTROL BLOCK</li> <li>5.3.1.3 THE RECEIVE EQUALIZER BLOCK</li> <li>5.3.1.4 THE CLOCK AND DATA RECOVERY BLOCK</li> <li>5.3.1.5 THE SFM (SINGLE-FREQUENCY MODE) SYNTHESIZER BLOCK</li> <li>FIGURE 167. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYNTHESIZER" BLOCK FUNCTIONS WHENEVE URED TO OPERATE IN THE "SFM" MODE.</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYTHESIZER" BLOCK FUNCTIONS WHENEVER IN TO OPERATE IN THE "MULTIPLEXER" MODE.</li> <li>5.3.1.6 THE LOS DECLARATION AND CLEARANCE CRITERIA FOR E3 APPLICATIONS</li> <li>FIGURE 169. ILLUSTRATION OF THE SIGNAL LEVELS THAT THE RECEIVE DS3/E3 LIU BLOCK WILL DECLARE AND OPERATE</li> </ul>	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
<ul> <li>BLOCK HIGHLIGHTED).</li> <li>FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71</li> <li>5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE</li> <li>FIGURE 166. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XF 357</li> <li>5.3.1.2 THE AUTOMATIC GAIN CONTROL BLOCK</li> <li>5.3.1.3 THE RECEIVE EQUALIZER BLOCK</li> <li>5.3.1.4 THE CLOCK AND DATA RECOVERY BLOCK</li> <li>5.3.1.5 THE SFM (SINGLE-FREQUENCY MODE) SYNTHESIZER BLOCK</li> <li>FIGURE 167. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYNTHESIZER" BLOCK FUNCTIONS WHENEVE URED TO OPERATE IN THE "SFM" MODE.</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYTHESIZER" BLOCK FUNCTIONS WHENEVER I TO OPERATE IN THE "SFM" MODE.</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYTHESIZER" BLOCK FUNCTIONS WHENEVER I TO OPERATE IN THE "SFM" MODE.</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYTHESIZER" BLOCK FUNCTIONS WHENEVER I TO OPERATE IN THE "SFM" MODE.</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYTHESIZER" BLOCK FUNCTIONS WHENEVER I TO OPERATE IN THE BLOCK MODE.</li> <li>FIGURE 169. ILLUSTRATION OF THE SIGNAL LEVELS THAT THE RECEIVE DS3/E3 LIU BLOCK WILL DECLARE AND CONDITION (FOR E3 APPLICATIONS).</li> <li>FIGURE 170. THE BEHAVIOR THE LOS OUTPUT INDICATOR, IN RESPONSE TO THE LOSS OF SIGNAL, AND THE RECEIVE DECLARE AND THE DEC</li></ul>	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
<ul> <li>BLOCK HIGHLIGHTED).</li> <li>FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71</li> <li>5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE</li> <li>FIGURE 166. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XF 357</li> <li>5.3.1.2 THE AUTOMATIC GAIN CONTROL BLOCK</li> <li>5.3.1.3 THE RECEIVE EQUALIZER BLOCK</li> <li>5.3.1.4 THE CLOCK AND DATA RECOVERY BLOCK</li> <li>5.3.1.5 THE SFM (SINGLE-FREQUENCY MODE) SYNTHESIZER BLOCK</li> <li>FIGURE 167. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYNTHESIZER" BLOCK FUNCTIONS WHENEVE URED TO OPERATE IN THE "SFM" MODE.</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYTHESIZER" BLOCK FUNCTIONS WHENEVER I TO OPERATE IN THE "SFM" MODE.</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYTHESIZER" BLOCK FUNCTIONS WHENEVER I TO OPERATE IN THE "SFM" MODE.</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYTHESIZER" BLOCK FUNCTIONS WHENEVER I TO OPERATE IN THE "SFM" MODE.</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYTHESIZER" BLOCK FUNCTIONS WHENEVER I TO OPERATE IN THE BUDY THE TOR THE TOPICTS HOW THE "SFM SYTHESIZER" BLOCK FUNCTIONS WHENEVER I TO OPERATE IN THE BUDY AND CLEARANCE CRITERIA FOR E3 APPLICATIONS</li> <li>FIGURE 169. ILLUSTRATION OF THE SIGNAL LEVELS THAT THE RECEIVE DS3/E3 LIU BLOCK WILL DECLARE AND CONDITION (FOR E3 APPLICATIONS).</li> <li>FIGURE 170. THE BEHAVIOR THE LOS OUTPUT INDICATOR, IN RESPONSE TO THE LOSS OF SIGNAL, AND THE RE367</li> <li>E 2 1 1 2 INTERPATION PE 10010</li> </ul>	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
<ul> <li>BLOCK HIGHLIGHTED).</li> <li>FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71</li> <li>5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE</li> <li>FIGURE 166. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XF 357</li> <li>5.3.1.2 THE AUTOMATIC GAIN CONTROL BLOCK</li> <li>5.3.1.3 THE RECEIVE EQUALIZER BLOCK</li> <li>5.3.1.4 THE CLOCK AND DATA RECOVERY BLOCK</li> <li>5.3.1.5 THE SFM (SINGLE-FREQUENCY MODE) SYNTHESIZER BLOCK</li> <li>FIGURE 167. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYNTHESIZER" BLOCK FUNCTIONS WHENEVE URED TO OPERATE IN THE "SFM" MODE.</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYTHESIZER" BLOCK FUNCTIONS WHENEVER I TO OPERATE IN THE "SFM" MODE.</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYTHESIZER" BLOCK FUNCTIONS WHENEVER I TO OPERATE IN THE "SFM" MODE.</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYTHESIZER" BLOCK FUNCTIONS WHENEVER I TO OPERATE IN THE SFM." MODE.</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYTHESIZER" BLOCK FUNCTIONS WHENEVER I TO OPERATE IN THE BUDY AND CLEARANCE CRITERIA FOR E3 APPLICATIONS</li> <li>FIGURE 169. ILLUSTRATION OF THE SIGNAL LEVELS THAT THE RECEIVE DS3/E3 LIU BLOCK WILL DECLARE AND CONDITION (FOR E3 APPLICATIONS).</li> <li>FIGURE 170. THE BEHAVIOR THE LOS OUTPUT INDICATOR, IN RESPONSE TO THE LOSS OF SIGNAL, AND THE RE367</li> <li>5.3.1.7 JITTER ATTENUATOR BLOCK</li> </ul>	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
<ul> <li>BLOCK HIGHLIGHTED)</li> <li>FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71</li></ul>	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
<ul> <li>BLOCK HIGHLIGHTED).</li> <li>FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71</li> <li>5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE</li> <li>FIGURE 166. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XF 357</li> <li>5.3.1.2 THE AUTOMATIC GAIN CONTROL BLOCK</li> <li>5.3.1.3 THE RECEIVE EQUALIZER BLOCK</li> <li>5.3.1.4 THE CLOCK AND DATA RECOVERY BLOCK</li> <li>5.3.1.5 THE SFM (SINGLE-FREQUENCY MODE) SYNTHESIZER BLOCK</li> <li>FIGURE 167. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYNTHESIZER" BLOCK FUNCTIONS WHENEVE URED TO OPERATE IN THE "SFM" MODE</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYNTHESIZER" BLOCK FUNCTIONS WHENEVER I TO OPERATE IN THE "MULTIPLEXER" MODE</li> <li>5.3.1.6 THE LOS DECLARATION AND CLEARANCE CRITERIA FOR E3 APPLICATIONS</li> <li>FIGURE 169. ILLUSTRATION OF THE SIGNAL LEVELS THAT THE RECEIVE DS3/E3 LIU BLOCK will DECLARE AND CONDITION (FOR E3 APPLICATIONS)</li> <li>FIGURE 170. THE BEHAVIOR THE LOS OUTPUT INDICATOR, IN RESPONSE TO THE LOSS OF SIGNAL, AND THE RE367</li> <li>5.3.1.7 JITTER ATTENUATOR BLOCK</li> <li>5.3.1.8 THE HDB3 DECODER BLOCK</li> <li>5.3.1.9 PERFORMANCE CHARACTERISTICS OF THE RECEIVE E3 LIU BLOCK</li> </ul>	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
<ul> <li>BLOCK HIGHLIGHTED).</li> <li>FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71</li> <li>5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE</li> <li>FIGURE 166. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XF 357</li> <li>5.3.1.2 THE AUTOMATIC GAIN CONTROL BLOCK</li> <li>5.3.1.3 THE RECEIVE EQUALIZER BLOCK</li> <li>5.3.1.4 THE CLOCK AND DATA RECOVERY BLOCK</li> <li>5.3.1.5 THE SFM (SINGLE-FREQUENCY MODE) SYNTHESIZER BLOCK</li> <li>FIGURE 167. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYNTHESIZER" BLOCK FUNCTIONS WHENEVE URED TO OPERATE IN THE "SFM" MODE.</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYTHESIZER" BLOCK FUNCTIONS WHENEVER I TO OPERATE IN THE "SFM" MODE.</li> <li>5.3.1.6 THE LOS DECLARATION AND CLEARANCE CRITERIA FOR E3 APPLICATIONS</li> <li>FIGURE 169. ILLUSTRATION OF THE SIGNAL LEVELS THAT THE RECEIVE DS3/E3 LIU BLOCK will DECLARE AND CONDITION (FOR E3 APPLICATIONS).</li> <li>FIGURE 170. THE BEHAVIOR THE LOS OUTPUT INDICATOR, IN RESPONSE TO THE LOSS OF SIGNAL, AND THE RECEIVE 170. THE BEHAVIOR THE LOS OUTPUT INDICATOR, IN RESPONSE TO THE LOSS OF SIGNAL, AND THE RECEIVE 5.3.1.9 PERFORMANCE CHARACTERISTICS OF THE RECEIVE E3 LIU BLOCK</li> <li>FIGURE 171. ILLUSTRATION OF TEST SET-UP TO PERFORM THE "RECEIVE ES ENSITIVITY LOW-LEVEL" TEST</li></ul>	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
<ul> <li>BLOCK HIGHLIGHTED).</li> <li>FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71</li> <li>5.3.1.1 INTERFACING THE RECEIVE DS3/E3 LIU BLOCK TO THE LINE</li> <li>FIGURE 166. SCHEMATIC DESIGN, DEPICTING HOW TO INTERFACE THE RECEIVE DS3/E3 LIU BLOCK (OF THE XF 357</li> <li>5.3.1.2 THE AUTOMATIC GAIN CONTROL BLOCK</li> <li>5.3.1.3 THE RECEIVE EQUALIZER BLOCK</li> <li>5.3.1.4 THE CLOCK AND DATA RECOVERY BLOCK</li> <li>5.3.1.5 THE SFM (SINGLE-FREQUENCY MODE) SYNTHESIZER BLOCK</li> <li>FIGURE 167. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYNTHESIZER" BLOCK FUNCTIONS WHENEVE URED TO OPERATE IN THE "SFM" MODE.</li> <li>FIGURE 168. A SIMPLE ILLUSTRATION THAT DEPICTS HOW THE "SFM SYNTHESIZER" BLOCK FUNCTIONS WHENEVER I TO OPERATE IN THE "SFM" MODE.</li> <li>5.3.1.6 THE LOS DECLARATION AND CLEARANCE CRITERIA FOR E3 APPLICATIONS</li> <li>FIGURE 169. ILLUSTRATION OF THE SIGNAL LEVELS THAT THE RECEIVE DS3/E3 LIU BLOCK will DECLARE AND CONDITION (FOR E3 APPLICATIONS).</li> <li>FIGURE 170. THE BEHAVIOR THE LOS OUTPUT INDICATOR, IN RESPONSE TO THE LOSS OF SIGNAL, AND THE RESOT</li> <li>5.3.1.7 JITTER ATTENUATOR BLOCK</li> <li>5.3.1.8 THE HDB3 DECODER BLOCK</li> <li>5.3.1.9 PERFORMANCE CHARACTERISTICS OF THE RECEIVE E3 LIU BLOCK</li> <li>FIGURE 171. ILLUSTRATION OF TEST SET-UP TO PERFORM THE "RECEIVE ESSITIVITY LOW-LEVEL" TEST.</li> <li>TABLE 45: RECEIVE SENSITIVITY TEST RESULTS (E3 APPLICATIONS)</li> </ul>	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 
<ul> <li>BLOCK HIGHLIGHTED).</li> <li>FIGURE 165. ILLUSTRATION OF THE RECEIVE DS3/E3 LIU BLOCK WITHIN THE XRT79L71</li></ul>	VER THE XRT79L71 HAS "RECEIVE DS3/E3 LIU" 



#### 1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMERLIU COMBO - CC/HDLC ARCHITECTURE REV. P2.0.0 FIGURE 173. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE "RECEIVE DS3/E3 FRAM-FIGURE 174. THE RECEIVE E3 FRAMER BLOCK'S FRAME ACQUISITION/MAINTENANCE ALGORITHM - E3. ITU-T G.751 APPLICATIONS373 FIGURE 175. THE STATE MACHINE DIAGRAM FOR THE RECEIVE E3 FRAMER BLOCK'S "FRAME ACQUISITION/MAINTENANCE" ALGORITHM FIGURE 176. THE STATE MACHINE DIAGRAM FOR THE RECEIVE E3 FRAMER BLOCK'S "FRAME ACQUISITION/MAINTENANCE" ALGORITHM FIGURE 177. THE STATE MACHINE DIAGRAM FOR THE RECEIVE E3 FRAMER BLOCK'S "FRAME ACQUISITION/MAINTENANCE" ALGORITHM FIGURE 178. FA SIMPLE ILLUSTRATION OF THE "NEAR-END" TERMINAL EQUIPMENT TRANSMITTING THE FERF/RDI INDICATOR TO THE RE-FIGURE 179. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE "RECEIVE LAPD CON-TABLE 47: THE RELATIONSHIP BETWEEN THE CONTENTS WITHIN BITS 4 AND 5 (RXLAPDTYPE[1:0]) AND THE TYPE OF LAPD/PMDL MES-FIGURE 182. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE FOR READING OUT THE CONTENTS OF A NEWLY RECEIVED LAPD/ FIGURE 183. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIVE LAPD/ FIGURE 184. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE "RECEIVE OVERHEAD DATA TABLE 48: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK ..... 406 5.3.4.1 OPERATING THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK USING METHOD 1 - THE "RXOHCLK" METHOD 408 FIGURE 185. ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" TO THE "RECEIVE OVERHEAD DATA OUTPUT TABLE 49: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN THE RXOHCLK SIGNAL. SINCE THE RXOHFRAME SIGNAL WAS LAST SAMPLED "HIGH" TO THE E3 OVERHEAD BIT THAT IS BEING PROCESSED BY THE RECEIVE OVERHEAD DATA OUTPUT 5.3.4.2 OPERATING THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK USING METHOD 2 - THE "RXCLK/RXOHENABLE" FIGURE 186. ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" TO THE "RECEIVE OVERHEAD DATA OUTPUT TABLE 50: THE RELATIONSHIP BETWEEN THE NUMBER OF PULSES IN THE "RXOHENABLE" SIGNAL, SINCE THE RXOHFRAME SIGNAL WAS LAST SAMPLED "HIGH" TO THE E3 OVERHEAD BIT THAT IS BEING OUTPUT (VIA THE RXOH OUTPUT PIN) BY THE RECEIVE OVER-FIGURE 187. An illustration of the behavior of Receive Overhead Data Output Interface block signals, whenever the "Method 2" ap-5.3.5 THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK ...... 411 FIGURE 188. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT79L71 HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE "RECEIVE PAYLOAD DATA FIGURE 189. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" TO THE "RECEIVE PAYLOAD DATA OUT-

#### XI

REV. P2.0.0

#### PRELIMINARY

REV. P2.0.0	1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMERLIU COMBO - CC/HDLC ARCHITECTURE
	PUT INTERFACE" BLOCK (OF THE XRT79171) FOR SERIAL MODE OPERATION
Figur	ie 190. AN ILLUSTRATION OF THE BEHAVIOR OF THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR "SERIAL MODE" OPERATION 417
FIGU	THE 191. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE" TERMINAL EQUIPMENT TO THE "RECEIVE PAYLOAD DATA INPUT
	INTERFACE" BLOCK (OF THE XRT79L71) FOR "GAPPED-CLOCK" MODE OPERATIONS
_	5.3.5.2 NIBBLE-PARALLEL MODE OPERATION OF THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE
FIGUE	192. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" TO THE "RECEIVE PAYLOAD DATA OUT-
Figur	PUT INTERFACE" BLOCK (OF THE XRT79L7T) FOR "NIBBLE-PARALLEL MODE" OPERATION
TIGUI	OPERATION
6.0 ARC	HITECTURAL/FUNCTIONAL DESCRIPTION OF THE XRT 79L71 - E3, ITU-T G.832 MODE OPER-
61 D	ESCRIPTION OF THE F3 ITU-T G 832 FRAME STRUCTURE AND OVERHEAD BITS 421
FIGUE	194. Illustration of the E3, ITU-T G.832 Framing Format
TABL	52: THE RELATIONSHIP BETWEEN THE CONTENTS OF BITS 2 (FRAME FORMAT) AND 6 (ISDS3) WITHIN THE FRAMER OPERATING MODE
	REGISTER, AND THE RESULTING FRAMING FORMAT 423
TABLI	53: THE BYTE-FORMAT OF THE TRAIL-TRACE MESSAGE THAT THIS BEING TRANSPORTED VIA AN E3 DATA-STREAM VIA THE TR BYTE 424
FIGUE	The BIT FORMAT OF THE POST OCTOBER 1988 VERSION OF THE MA BYTE
FIGUF _	IE 196. A SIMPLE ILLUSTRATION OF A NEAR-END I ERMINAL EXCHANGING E3 DATA WITH A REMOTE TERMINAL, IN AN UN-ERRED MAN- NER
FIGUF	E 197. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL TRANSMITTING THE UN-ERRED INDICATION TO THE REMOTE TERMINAL EQUIPMENT
FIGUF	198. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL DECLARING THE LOS DEFECT CONDITION WITHIN ITS INCOMING E3 SIGNAL 427
Figur	TE 199. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL EQUIPMENT TRANSMITTING THE FERF/RDI INDICATOR TO THE REMOTE TERMINAL EQUIPMENT
Figur	ie 200. A Simple Illustration of a Near-End Terminal exchanging E3 data with a remote terminal, in an un-erred man- Ner
Figur	ie 201. A Simple Illustration of the Near-End Terminal transmitting the Un-Erred Indication to the remote terminal EQUIPMENT
Figur Figur	THE 202. A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL DETECTING EM BYTE ERRORS WITHIN ITS INCOMING E3 SIGNAL 429 THE 203. A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL EQUIPMENT TRANSMITTING THE FEBE/REI INDICATOR TO THE REMOTE
TABL	54: THE RELATIONSHIP BETWEEN THE CONTENTS OF THE PAYLOAD TYPE[2:0] BIT-FIELDS AND THE TYPE OF DATA BEING TRANSPORT- ED VIA THE PAYLOAD RYTES WITHIN A GIVEN F3 DATA-STREAM
TABLI	55: The Relationship between the values of Bits 6 and 7 (SSM Multi-Frame Indicator) and the SSM bit that is being
	TRANSPORTED VIA BIT 8 (SSM BIT) WITHIN THE MA BYTE OF THE CURRENT E3 FRAME
6.2 T	HE TRANSMIT DIRECTION - E3. ITU-T G.832 CLEAR-CHANNEL FRAMER APPLICATIONS
FIGUE	The 204. Illustration of the Functional Block Diagram of the Transmit Direction circuitry whenever the XRT79L71
	HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE
6.2	2.1 TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK
Figui	12 205. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XRT79L71
	HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT PAYLOAD
TABL	56: List and Description of the Pins Associated with the Transmit Payload Data Inplit Interface Block
TABL	57: A Summary of the "Transmit Payload Data Input Interface" Modes
	6.2.1.1 MODE 1 - SERIAL/LOOP-TIMING MODE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK . 437
Figur	RE 206. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE" TERMINAL EQUIPMENT TO THE "TRANSMIT PAYLOAD DATA IN- PUT INTERFACE" BLOCK (OF THE XRT79L71) FOR MODE 1 (SERIAL/LOOP-TIMING) OPERATION
Figur	RE 207. AN ILLUSTRATION OF THE BEHAVIOR OF THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR MODE 1 (SERIAL/LOOP- TIMING) MODE OPERATION
	6.2.1.2 MODE 2 - SERIAL/LOCAL-TIMING/FRAME SLAVE MODE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE BLOCK
Figur	RE 208. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR MODE 2 (SERIAL/LOCAL- TIMING/FRAME SLAVE) MODE OPERATION
Figur	The 209. Illustration of the behavior of the "System-Side Terminal Equipment/Transmit Payload Data Input Interface" signals for Mode 2 Operation
	6.2.1.3 Mode 3 - Serial/Local-Timing/Frame Master Mode Operation of the Transmit Payload Data Input Interface Block
Figur	TE 210. AN ILLUSTRATION AS TO HOW SHOULD INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR MODE 3 (SERIAL/ LOCAL-TIMING/FRAME-SLAVE) MODE OPERATION
Figur	TIMING/FRAME-MASTER) MODE OPERATION
	6.2.1.4 Mode 4 - NIBBLE-PARALLEL/LOOP-TIMING MODE OPERATION OF THE TRANSMIT PAYLOAD DATA INPUT INTERFACE



Вьоск	445
FIGURE 212. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" TO THE "TRANSMIT PAYLOAD	DATA IN-
PUT INTERFACE" BLOCK (OF THE XRT79L71) FOR MODE 4 (NIBBLE-PARALLEL/LOOP-TIMING) OPERATION	445
FIGURE 213. AN ILLUSTRATION OF THE BEHAVIOR OF THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR MODE 4 (NIBBLE-P LOOP-TIMING) MODE OPERATION	ARALLEL/ 447
6.2.1.5 MODE 5 - NIBBLE-PARALLEL/LOCAL-TIMING/FRAME SLAVE MODE OPERATION FOR THE TRANSMIT PAYLOAD DAT	
	447
FIGURE 214. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR MODE 5 (NIBBLI	E-PARAL-
LEL/LOCAL-TIMING/FRAME SLAVE) MODE OPERATION	440 ADALLEL
LOCAL-TIMING/FRAME SLAVE) MODE OPERATION	450
6.2.1.6 Mode 6 - Nibble-Parallel/Local-Timing/Frame Master Mode Operation for the Transmit Payload I	DATA IN-
PUT INTERFACE BLOCK	450
Figure 216. An Illustration of how to interface the "System-Side Terminal Equipment" signals for Mode 6 (Nibbli Lel/Local-Timing/Frame Master) Mode Operation	E-PARAL- 451
FIGURE 217. AN ILLUSTRATION OF THE BEHAVIOR OF THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR MODE 6 (NIBBLE-P	ARALLEL/
6 2 1 7 OPERATING THE TRANSMIT PAVI OAD DATA INDUIT INTERFACE IN THE GADDED CLOCK MODE	452
Figure 218. An Illustration of how to interface the "System-Side" Terminal Equipment to the "Transmit Payload	DATA IN-
PUT INTERFACE" BLOCK (OF THE XRT79L71) FOR "GAPPED-CLOCK" MODE OPERATIONS	455
FIGURE 219. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE" TERMINAL EQUIPMENT TO THE "TRANSMIT PAYLOAD	DATA IN-
PUT INTERFACE" BLOCK (OF THE XRT79L71) FOR NIBBLE-PARALLEL GAPPED-CLOCK MODE OPERATIONS	457
6.2.1.8 ACCEPTING AND INSERTING E3 OVERHEAD BYTES VIA THE "TRANSMIT PAYLOAD DATA INPUT INTERFACE" BLO	ск 457
6.2.2 TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK	. 457
FIGURE 220. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XR	179L71
HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-I G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT ON Data Induct Integrated Research Inducted)	/ERHEAD
DATA INPUT INTERFACE BLOCK HIGHLIGHTED) TABLE 58: HOW THE TRANSMIT F3 FRAMER BLOCK INTERNALLY GENERATES EACH OF THE OVERHEAD RITS/RVTES - F3. ITLLT G	458 : 832 Ap.
PLICATIONS	459
TABLE 59: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK	460
6.2.2.1 OPERATING THE TRANSMIT OVERHEAD DATA INPUT INTERFACE BLOCK USING METHOD 1 - THE TXOHCLK METH	HOD 461
FIGURE 221. ILLUSTRATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE TRANSMIT OVERHEAD DATA	a Input
INTERFACE BLOCK WHEN USING METHOD 1	461
TABLE 60: THE RELATIONSHIP BETWEEN THE NUMBER OF RISING CLOCK EDGES IN THE TXOHCLK SIGNAL, SINCE THE TXOHFRAM	E SIGNAL
was last sampled "High" to the E3 Overhead Bit that is being processed by the Transmit Overhead Data	INPUT
INTERFACE BLOCK	462
PIGURE 222. ILLUSTRATION OF THE SIGNALING THAT MUST OCCUR BETWEEN THE SYSTEM-SIDE TERMINAL EQUIPMENT AND THE T OVERHEAD DATA INPUT INTERFACE OF THE XRT79L71, IN ORDER TO CONFIGURE THE XRT79L71 TO TRANSMIT THE FE	RF/RDI
INDICATOR TO THE REMOTE TERMINAL EQUIPMENT (USING METHOD T)	465 Eniadi e
0.2.2.2 OPERATING THE TRANSMIT OVERHEAD DATA INFOT INTERFACE BLOCK USING METHOD 2 - THE TRINGLY TAOT	A65
Figure 223. Illustration of how to interface the System-Side Terminal Equipment to the Transmit Overhead Dat	a Input
INTERFACE BLOCK WHEN USING METHOD 2	466
TABLE 61: THE RELATIONSHIP BETWEEN THE NUMBER OF PULSES IN THE TXOHENABLE SIGNAL, SINCE THE TXOHFRAME SIGNAL W	VAS LAST
SAMPLED "HIGH" TO THE E3 OVERHEAD BIT THAT IS CURRENTLY BEING PROCESSED BY THE TRANSMIT OVERHEAD DAT	ta Input
INTERFACE BLOCK	467
FIGURE 224. ILLUSTRATION OF THE SIGNALING THAT MUST OCCUR BETWEEN THE SYSTEM-SIDE TERMINAL EQUIPMENT AND THE T	RANSMIT
OVERHEAD DATA INPUT INTERFACE OF THE XKT/9L/1, IN ORDER TO CONFIGURE THE XKT/9L/1 TO TRANSMIT THE FE	:KF/KDI 470
623 TRANSMIT LAPD CONTROLLER BLOCK	470 <b>471</b>
FIGURE 225 ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE XR	
HAS BEEN CONFIGURED TO OPERATE IN THE E3 . ITU-T G.751 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT	LAPD
Controller Block Highlighted)	471
Figure 226. LAPD Message Frame Format	472
TABLE 62: THE LAPD MESSAGE TYPE AND THE CORRESPONDING VALUE OF THE FIRST BYTE, WITHIN THE INFORMATION PAYLOA	D FOR
STANDARD 76 OR 82 BYTE MESSAGES	473
6.2.3.1 TRANSMITTING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES	473
I ABLE 63: A MAPPING OF THE VALUE TO BE WRITTEN INTO INDIRECT ADDRESS LOCATION 0X11B0 AND THE CORRESPONDING PM	UL MES-
	4/8 DI Mco
I IGURE 227. "I LOW-OMART DEPICTING AN APPROACH THAT ONE CAN USE TO WHITING THE PAYLOAD PORTION OF THE LAPD/PMI SAGE INTO THE TRANSMIT I APD MESSAGE BLIEFER	22 IVIES- 479
6.2.3.2 TRANSMITTING NON-STANDARD VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES	481
FIGURE 228. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO WRITING IN THE REMAINING BYTES OF THE OUTBOU	ND MES-
SAGE INTO THE TRANSMIT LAPD MESSAGE BUFFER	485
6.2.3.3 Transmit LAPD Controller Block Interrupt	488
6.2.4 TRANSMIT TRAIL-TRACE MESSAGE CONTROLLER BLOCK	. 488



PRELIMINARY

FIGURE 229. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE X	(RT79L71
has been configured to operate in the E3, ITU-T G.832 Clear-Channel Framer Mode (with the Transmi	t Trail-
Trace Message Controller block highlighted)	489
6.2.4.1 AN INTRODUCTION TO TRAIL-TRACE MESSAGES	489
TABLE 64: THE BYTE-FORMAT OF THE TRAIL-TRACE MESSAGE THAT THIS BEING TRANSPORTED VIA AN E3 DATA-STREAM VIA TH	HE TR BYTE
490	
6.2.4.2 CONFIGURING THE XRT79L71 TO TRANSMIT TRAIL-TRACE MESSAGES	490
6.2.5 TRANSMIT SSM CONTROLLER BLOCK	494
FIGURE 230. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE X	(RT79L71
HAS BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMIT TROLLER BLOCK HIGHLIGHTED)	SSM CON- 495
6.2.5.1 AN INTRODUCTION TO SSM (SYNCHBONIZATION STATUS MESSAGES)	495
FIGURE 231. THE BIT-FORMAT OF THE MA-BYTE WITHIN THE E3. ITU-T G.832 FRAMING FORMAT.	495
TABLE 65: THE BELATIONSHIP BETWEEN THE STATES OF BITS 6 AND 7 (WITHIN THE MA BYTE) AND THE EXACT SSM BIT THAT	' IS BEING
TRANSPORTED VIA BIT 8. WITHIN THE CURRENT MA BYTE	496
6.2.5.2 CONFIGURING THE XRT79L71 TO TRANSMIT SYNCHRONIZATION STATUS MESSAGES	496
6.2.6 TRANSMIT E3 FRAMER BLOCK	497
FIGURE 232. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE X	(RT79L71
HAS BEEN CONFIGURED TO OPERATE IN THE E3. ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMI	т DS3/E3
FRAMER BLOCK HIGHLIGHTED)	498
6.2.6.1 TRANSMITTING THE LOS PATTERN	498
6.2.6.2 TRANSMITTING THE E3 AIS PATTERN	499
6263 TRANSMITTING THE FEBE/BDI INDICATOR	499
FIGURE 233 JULISTRATION OF THE NEAR-END RECEIVE DS3/E3 FRAMER BLOCK DECLARING THE LOS DEFECT CONDITION	502
Figure 234. ILLUSTRATION OF THE NEAR-END TRANSMIT DS3/E3 FRAMER BLOCK TRANSMITTING AN E3 FRAME TO THE REMOTE	TERMINAI
with the FERE/RDI Bit set to "1"	503
FIGURE 235 HULLSTRATION OF THE NEAR-END RECEIVE DS3/E3 ERAMED BLOCK DECEIVING A DROPED F3 SIGNAL ERAM THE	REMOTE
TERMINAL FOLIMENT (C.G. THE LOS DECENTION IS CLEARED)	504
Figure 236 ILLUSTRATION OF THE NEAD-END TRANSMIT DS3/F3 EDAMED BLOCK TRANSMITTING AN F3 EDAME TO THE DEMOTE	004 = TERMINIAI
FIGURE 200. RECOMMENTATION OF THE REAL END INTERVAL DEVICE OF HANDING DECOR THANDING AN ECONAMINE TO THE REMOTE	505
6264 TRANSMITTING THE FEBE/BEI (FAB-END BI OCK EBBOB/BEMOTE EBBOB) INDICATOB	505 505
Figure 237 & Simple II LISTRATION OF A NEAD-END TERMINAL EVOLUTION OF A DATA WITH A DEMOTO TE TERMINAL IN AN UN-E	
	506
FIGURE 238 A SIMPLE ILLUSTRATION OF THE NEAR-END TERMINAL TRANSMITTING THE UN-ERRED INDICATION TO THE REMOTE	TERMINAI
	506
EIGURE 239 A SIMPLE ILLUSTRATION OF A NEAR-END TERMINAL DETECTING EM BYTE EBRORS WITHIN ITS INCOMING E3 SIGN	
Figure 240 A Simple Figure 10 A The Near-End Terminal Fouriement transmitting the FERE/RELindicator to the	HE REMOTE
	507
6265 Setting the Payload Type Bit-fields within the outbound F3 Data-stream	509
6266 User Control over the GC Byte within the outbound E3 data-stream	509
6267 User Control over the NB Byte within the outbound E3 data-stream	509
6.2.6.8 SETTING THE TRANSMIT E3 FRAMER BLOCK TIMING REFERENCE	509
6.2.7 TRANSMIT DS3/E3 I ULINTERFACE BLOCK - E3 APPLICATIONS	511
FIGURE 241 JULUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE TRANSMIT DIRECTION CIRCUITRY, WHENEVER THE X	(RT791 71
HAS BEEN CONFIGURED TO OPERATE IN THE E3. ITILT G 832 CLEAR-CHANNEL FRAMER MODE (WITH THE TRANSMI	T DS3/E3
	512
6.3 THE RECEIVE DIRECTION - F3. ITULT G 832 CLEAR-CHANNEL FRAMER APPLICATIONS	512
Figure 242 ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY WHENEVER THE VRT	791 71 HAS
PIGOLE 222. IEEE TAILOR DE THE FONDINAL DECOR DECOR DECORDANISEI FERMED MORE	513
	513
5.5.1 THE RECEIVE DE LID DECORTINUE RECEIVE DIRECTION CREATER AND A THE RECEIVE DIRECTION CREATERS WHENEVER THE YRT	701 71 UAS
PIGOLE 240. IEEE TAILED THE FOR THE FOR THE FOR THE FOR THE FOR THE FOR THE	3/E3       "
BLOCK UNDER DO OFERATE IN THE LS, ITO-T G.052 OLEAR-ORANNELT HAINER MODE (WITH THE THEORY DO	511
	574
0.3.2 THE RECEIVE BY FRAMER BLOCK PLOCE DAPAM OF THE PROFILE DISPOSITION OPPOLITELY, MURRENEDE THE VET	701 71 140
TRUCHE 277. ILLUSTRATION OF THE FONDTIONAL DLOUK DIAGHAM OF THE NEOEVE DIRECTION ORIGUENT, WHENEVER THE ART.	I JEI I HAS
DEEN UUNTIGUNED TO OFERATE IN THE ES, ITO-T G.032 OLEAN-UMANNEL FRAMER MODE (WITH THE RECEIVE DS3/E DI OCK HIGHTIGHTED)	51 RAMER
	515 <b>515</b>
υ.υ.2.1 ΤΗΕ ΕΠΑΙΜΕ-ΑΟΦΟΙΟΠΙΟΝ ΜΟΡΕΟ ΓΙΟυρε 245 - ΤΗΕ ΡΕΛΕΙΝΕ ΕΣ ΕΡΑΜΕΡ ΡΙΟΟΧ'Ο ΕΡΑΜΕ ΛΟΟΜΟΙΤΙΟΝ/ΜΑΙΝΤΕΝΑΝΟΕ ΑΓΟΟΡΙΤΙΝ ΕΣ ΙΤΗ Τ.Ο. 020 ΛΟΡΙΟΛ	JIJ
LIGUDE 249. THE REVEIVE ED FRAMER DUOUS & FRAME AUQUISITION/MAINTENANCE ALGURITHM - ED, TTU-T G.832 APPLICA	
TIGURE 240. THE STATE WAUMINE DIAGRAM FOR THE RECEIVE ES FRAMER DLUCK S FRAME AUQUISTION/MAINTENANCE ALGOR	11 MIVI (WIIH
INFERALAND FAZ OUTET JEARIUM JIATE SHADEDJ	317
TIGUDE 247. THE STATE WARMINE DIAGMAM FOR THE RECEIVE ES FRAMER DLUCK S FRAME ACQUISTION/MAINTENANCE ALGOR	ווחוז (WIIH בזס
THE FAT AND FAC OUTET VEHIFICATION STATE SHADED	310 
	רוויא (WIIH 510
6.3.2.2 THE FRAME-MAINTENANCE MODE - THE OOF AND LOF DEFECT DECLARATION CRITERIA	<u>5</u> 22



REV. P2.0.0

C 2 7 2 METT A DINITE AND THE A DINITE THE LANS MEEET TO MUNITIAN	500
0.3.2.5 DECLARING AND CLEARING THE LOS DEFECT CONDITION	523
6.3.2.4 DECLARING AND CLEARING THE AIS DEFECT CONDITION	525
6.3.2.5 DECLARING AND CLEARING THE FERF/RDI DEFECT CONDITION	527
FIGURE 249 A SIMPLE IN USTRATION OF THE NEAR-FIND TERMINAL FOURMENT TRANSMITTING THE FERE/RDI INDICATOR TO TH	F REMOTE
	507
	527
6.3.2.6 DETECTING EM BYTE ERRORS	530
6.3.2.7 DETECTING FEBE/REI (FAR-END BLOCK ERROR/REMOTE ERROR INDICATOR) EVENTS	531
6.3.2.8 DETECTING FRAMING BYTE ERRORS	533
6.3.2.9 DECLARING AND CLEARING THE PAYLOAD-TYPE MISMATCH DEFECT CONDITION	534
6.2.2.10 MONITORING THE CC BYTE WITHIN THE INCOMING E2 DATA OTDERM	524
	504
6.3.2.11 MONITORING THE NR BYTE WITHIN THE INCOMING E3 DATA-STREAM	534
6.3.3 RECEIVE TRAIL-TRACE MESSAGE CONTROLLER BLOCK	534
FIGURE 250. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT7	9L71 наs
BEEN CONFIGURED TO OPERATE IN THE E3. ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE TRAIL	-TRACE
MESSAGE CONTROLLER BLOCK HIGHLIGHTED)	534
	504 524
0.3.3.1 AN INTRODUCTION TO TRAIL-TRACE MESSAGES	534
TABLE 66: THE BYTE-FORMAT OF THE TRAIL-TRACE MESSAGE THAT THIS BEING TRANSPORTED VIA AN E3 DATA-STREAM VIA THI	E IR BYTE
535	
6.3.3.2 CONFIGURING THE XRT79L71 TO RECEIVE TRAIL-TRACE MESSAGES	535
6.3.3.3 Receive Trail-Trace Message Controller Block Interrupt	539
	520
	01 71
FIGURE 201. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XH17	9L/IHAS
been configured to operate in the E3, ITU-T G.832 Clear-Channel Framer Mode (with the Receive SSM	CONTROL-
LER BLOCK HIGHLIGHTED)	540
6.3.4.1 AN INTRODUCTION TO SSM (SYNCHRONIZATION STATUS MESSAGES)	540
FIGURE 252 THE BIT-FORMAT OF THE MA-BYTE WITHIN THE E3 ITU-T G 832 FRAMING FORMAT	540
TABLE 67: THE DELATIONSHIP DETWEEN THE STATE OF DISC 6 AND 7 (WITHIN THE MA DVTE) AND THE EVACT SSM DIT THAT	
TABLE 07. THE HELATIONSHIP BETWEEN THE STATES OF DITS 0 AND 7 (WITHIN THE WARDTTE) AND THE LARCT SOM BIT THAT	S DEING
THANSPORTED VIA BIT 8, WITHIN THE CURHENT MA BYTE	541
6.3.4.2 CONFIGURING THE XR179L71 TO RECEIVE SYNCHRONIZATION STATUS MESSAGES	541
6.3.4.3 READING OUT THE SSM FROM THE XRT79L71	541
6.3.4.4 RECEIVE SSM CONTROLLER BLOCK INTERRUPTS	542
TABLE 68: THE BELATIONSHIP BETWEEN THE STATES OF BITS 6 AND 7 (WITHIN THE MA BYTE) AND THE EXACT SSM BIT THAT	IS BEING
TRANSPORTED VIA BIT 8 WITHIN THE CURRENT MA BYTE	545
	E40
6.3.5 RECEIVE LAPD CONTROLLER BLOCK	349
FIGURE 253. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE HECEIVE DIRECTION CIRCUITRY, WHENEVER THE XH I /	YI /1 HAS
	OL/ I HAO
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD	CONTROL-
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)	CONTROL- 549
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED) FIGURE 254. LAPD MESSAGE FRAME FORMAT	CONTROL- 549 550
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED) FIGURE 254. LAPD MESSAGE FRAME FORMAT	CONTROL- 549 550 551
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED) FIGURE 254. LAPD MESSAGE FRAME FORMAT	CONTROL- 549 550 <b>551</b>
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED) FIGURE 254. LAPD MESSAGE FRAME FORMAT	CONTROL- 549 550 551 MDL MES-
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED) FIGURE 254. LAPD MESSAGE FRAME FORMAT 6.3.5.1 RECEIVING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES TABLE 69: THE RELATIONSHIP BETWEEN THE CONTENTS WITHIN BITS 4 AND 5 (RXLAPDTYPE[1:0]) AND THE TYPE OF LAPD/PI SAGE RESIDING WITHIN THE RECEIVE LAPD MESSAGE BUFFER	CONTROL- 549 550 551 MDL MES- 555
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED) FIGURE 254. LAPD MESSAGE FRAME FORMAT	CONTROL- 549 550 551 MDL MES- 555 555
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED) FIGURE 254. LAPD MESSAGE FRAME FORMAT 6.3.5.1 RECEIVING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES TABLE 69: THE RELATIONSHIP BETWEEN THE CONTENTS WITHIN BITS 4 AND 5 (RXLAPDTYPE[1:0]) AND THE TYPE OF LAPD/PI SAGE RESIDING WITHIN THE RECEIVE LAPD MESSAGE BUFFER FIGURE 255. LAPD MESSAGE FRAME FORMAT FIGURE 256. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE FOR READING OUT THE CONTENTS OF A NEWLY RECEIV	CONTROL- 549 550 551 MDL MES- 555 555 red LAPD/
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED) FIGURE 254. LAPD MESSAGE FRAME FORMAT 6.3.5.1 RECEIVING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES TABLE 69: THE RELATIONSHIP BETWEEN THE CONTENTS WITHIN BITS 4 AND 5 (RXLAPDTYPE[1:0]) AND THE TYPE OF LAPD/PI SAGE RESIDING WITHIN THE RECEIVE LAPD MESSAGE BUFFER FIGURE 255. LAPD MESSAGE FRAME FORMAT FIGURE 256. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE FOR READING OUT THE CONTENTS OF A NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER	CONTROL- 549 550 555 MDL MES- 555 555 red LAPD/ 557
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)         FIGURE 254. LAPD MESSAGE FRAME FORMAT <b>6.3.5.1 RECEIVING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES</b> TABLE 69: THE RELATIONSHIP BETWEEN THE CONTENTS WITHIN BITS 4 AND 5 (RXLAPDTYPE[1:0]) AND THE TYPE OF LAPD/PI SAGE RESIDING WITHIN THE RECEIVE LAPD MESSAGE BUFFER         FIGURE 255. LAPD MESSAGE FRAME FORMAT         FIGURE 256. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE FOR READING OUT THE CONTENTS OF A NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER <b>6.3.5.2 BECEIVING NON-STANDARD VAPIABLE L ENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES</b> )	CONTROL- 549 550 555 MDL MES- 555 555 FED LAPD/ 557
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED) FIGURE 254. LAPD MESSAGE FRAME FORMAT	CONTROL- 549 550 555 MDL MES- 555 555 FED LAPD/ 557 557
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)	CONTROL- 549 550 555 MDL MES- 555 555 FED LAPD/ 557 557 VVE LAPD/
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)	CONTROL- 
<ul> <li>BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)</li> <li>FIGURE 254. LAPD MESSAGE FRAME FORMAT</li> <li>6.3.5.1 RECEIVING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES</li> <li>TABLE 69: THE RELATIONSHIP BETWEEN THE CONTENTS WITHIN BITS 4 AND 5 (RXLAPDTYPE[1:0]) AND THE TYPE OF LAPD/PI SAGE RESIDING WITHIN THE RECEIVE LAPD MESSAGE BUFFER</li> <li>FIGURE 255. LAPD MESSAGE FRAME FORMAT</li> <li>FIGURE 256. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE FOR READING OUT THE CONTENTS OF A NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER</li> <li>6.3.5.2 RECEIVING NON-STANDARD VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES)</li> <li>FIGURE 257. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER</li> <li>6.3.5.2 RECEIVING NON-STANDARD VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES)</li> <li>FIGURE 257. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER</li> <li>6.3.5.3 Receive LAPD Controller Block Interrupt</li> </ul>	CONTROL- 549 550 555 MDL Mes- 555 ED LAPD/ 557 IVE LAPD/ 562 562
<ul> <li>BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)</li> <li>FIGURE 254. LAPD MESSAGE FRAME FORMAT</li> <li>6.3.5.1 RECEIVING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES</li> <li>TABLE 69: THE RELATIONSHIP BETWEEN THE CONTENTS WITHIN BITS 4 AND 5 (RXLAPDTYPE[1:0]) AND THE TYPE OF LAPD/PI SAGE RESIDING WITHIN THE RECEIVE LAPD MESSAGE BUFFER</li> <li>FIGURE 255. LAPD MESSAGE FRAME FORMAT</li> <li>FIGURE 256. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE FOR READING OUT THE CONTENTS OF A NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER</li> <li>6.3.5.2 RECEIVING NON-STANDARD VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES)</li> <li>FIGURE 257. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER</li> <li>6.3.5.3 RECEIVE LAPD CONTROL THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER</li> <li>6.3.5.3 RECEIVE LAPD CONTROL THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER</li> <li>6.3.5.3 RECEIVE LAPD CONTROL THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER</li> <li>6.3.5.3 RECEIVE LAPD CONTROL BLOCK INTERFACE BLOCK</li> </ul>	CONTROL- 549 550 555 MDL MES- 555 ED LAPD/ 557 VE LAPD/ VE LAPD/ 562 562 562
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED) FIGURE 254. LAPD MESSAGE FRAME FORMAT 6.3.5.1 RECEIVING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES TABLE 69: THE RELATIONSHIP BETWEEN THE CONTENTS WITHIN BITS 4 AND 5 (RXLAPDTYPE[1:0]) AND THE TYPE OF LAPD/PI SAGE RESIDING WITHIN THE RECEIVE LAPD MESSAGE BUFFER FIGURE 255. LAPD MESSAGE FRAME FORMAT FIGURE 256. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE FOR READING OUT THE CONTENTS OF A NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER 6.3.5.2 RECEIVING NON-STANDARD VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES) FIGURE 257. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER 6.3.5.3 RECEIVING NON-STANDARD VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES) 6.3.6.3 RECEIVE LAPD CONTOILER BLOCK THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER 6.3.6.3 RECEIVE LAPD CONTOILER BLOCK INTERFACE BLOCK. FIGURE 258. LLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XBTZ	CONTROL- 549 550 555 MDL MES- 555 FED LAPD/ 557 557 562 562 562 562 562 562
<ul> <li>BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)</li> <li>FIGURE 254. LAPD MESSAGE FRAME FORMAT</li></ul>	CONTROL- 549 550 555 MDL MES- 555 FED LAPD/ 557 557 557 557 562 562 562 562 562
<ul> <li>BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)</li> <li>FIGURE 254. LAPD MESSAGE FRAME FORMAT</li> <li>6.3.5.1 RECEIVING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES</li> <li>TABLE 69: THE RELATIONSHIP BETWEEN THE CONTENTS WITHIN BITS 4 AND 5 (RXLAPDTYPE[1:0]) AND THE TYPE OF LAPD/PI SAGE RESIDING WITHIN THE RECEIVE LAPD MESSAGE BUFFER</li> <li>FIGURE 255. LAPD MESSAGE FRAME FORMAT</li> <li>FIGURE 256. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE FOR READING OUT THE CONTENTS OF A NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER</li> <li>6.3.5.2 RECEIVING NON-STANDARD VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES)</li> <li>FIGURE 257. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER</li> <li>6.3.5.2 RECEIVING NON-STANDARD VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES)</li> <li>FIGURE 257. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER</li> <li>6.3.5.3 Receive LAPD Controller Block Interrupt</li> <li>6.3.6 RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK</li> <li>FIGURE 258. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT7 BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE "RECEIVE OVERH OUTPUT INTERFACE BLOCK</li> </ul>	CONTROL- 
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)	CONTROL- 
<ul> <li>BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)</li> <li>FIGURE 254. LAPD MESSAGE FRAME FORMAT</li></ul>	CONTROL- 549 550 MDL Mes- 555 ED LAPD/ 557 ED LAPD/ 557 IVE LAPD/ 562 562 9L71 HAS EAD DATA 563 564
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)         FIGURE 254. LAPD MESSAGE FRAME FORMAT         6.3.5.1 RECEIVING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES         TABLE 69: THE RELATIONSHIP BETWEEN THE CONTENTS WITHIN BITS 4 AND 5 (RXLAPDTYPE[1:0]) AND THE TYPE OF LAPD/PI SAGE RESIDING WITHIN THE RECEIVE LAPD MESSAGE BUFFER         FIGURE 255. LAPD MESSAGE FRAME FORMAT         FIGURE 256. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE FOR READING OUT THE CONTENTS OF A NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER         6.3.5.2 RECEIVING NON-STANDARD VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES)         FIGURE 257. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER         6.3.5.2 RECEIVING NON-STANDARD VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES)         FIGURE 257. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER         6.3.5.3 RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK         FIGURE 258. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT7 BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE "RECEIVE OVERH OUTPUT INTERFACE" BLOCK HIGHLIGHTED)         TABLE 70: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK A         6.3.6.1 METHOD 1 - OPERATING THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK	CONTROL- 549 550 555 MDL Mes- 555 ED LAPD/ 557 VE LAPD/ 562 562 562 562 562 562 563 564 МЕТНОD
<ul> <li>BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)</li> <li>FIGURE 254. LAPD MESSAGE FRAME FORMAT</li></ul>	CONTROL- 549 550 555 555 555 557 557 557 562 562 562 562 563 563 564 Метнор
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)	CONTROL- 549 550 555 555 555 557 557 557 562 562 562 563 564 METHOD A OUTPUT
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)	CONTROL- 
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)	CONTROL- 
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED) FIGURE 254. LAPD MESSAGE FRAME FORMAT 6.3.5.1 RECEIVING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES	CONTROL- 
<ul> <li>BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)</li> <li>FIGURE 254. LAPD MESSAGE FRAME FORMAT</li></ul>	CONTROL- 
<ul> <li>BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)</li></ul>	CONTROL- 549 550 555 MDL MES- 555 ED LAPD/ 557 IVE LAPD/ 562 562 562 562 563 564 METHOD A OUTPUT 566 E SIGNAL OUTPUT 567
<ul> <li>BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)</li></ul>	CONTROL- CONTROL- 
<ul> <li>BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)</li> <li>FIGURE 254. LAPD MESSAGE FRAME FORMAT</li></ul>	CONTROL- 
<ul> <li>BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)</li></ul>	CONTROL- 
<ul> <li>BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)</li></ul>	CONTROL- 
<ul> <li>BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED).</li> <li>FIGURE 254. LAPD MESSAGE FRAME FORMAT.</li> <li>6.3.5.1 RECEIVING STANDARD-TYPE (76 OR 82 BYTE SIZE) LAPD MESSAGES</li> <li>TABLE 69: THE RELATIONSHIP BETWEEN THE CONTENTS WITHIN BITS 4 AND 5 (RXLAPDTYPE[1:0]) AND THE TYPE OF LAPD/PI SAGE RESIDING WITHIN THE RECEIVE LAPD MESSAGE BUFFER</li> <li>FIGURE 255. LAPD MESSAGE FRAME FORMAT</li> <li>FIGURE 256. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE FOR READING OUT THE CONTENTS OF A NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER</li> <li>6.3.5.2 RECEIVING NON-STANDARD VARIABLE LENGTH (E.G., UP TO 82 BYTES) LAPD MESSAGES)</li> <li>FIGURE 257. FLOW-CHART DEPICTING AN APPROACH THAT ONE CAN USE TO READING OUT THE CONTENTS OF THE NEWLY RECEIV PMDL MESSAGE FROM THE RECEIVE LAPD MESSAGE BUFFER</li> <li>6.3.5.3 RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK.</li> <li>FIGURE 258. LLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT7 BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE "RECEIVE OVERH OUTPUT INTERFACE" BLOCK HIGHLIGHTED)</li> <li>TABLE 70: LIST AND DESCRIPTION OF THE PUNSTASSICIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK.</li> <li>FIGURE 259. ILLUSTRATION OF THE PINS ASSOCIATED WITH THE RECEIVE OVERHEAD DATA OUTPUT INTERFACE BLOCK WICH USING "METHOD 1".</li> <li>TABLE 71: RELATIONSHIP BETWEEN THE NOME FOR FISING CLOCK EDGES IN THE RXOHCLK SIGNAL, SINCE THE RXOHFRAME WAS LAST SAMPLED "HIGH" TO THE E3 OVERHEAD DATA OUTPUT INTERFACE BLOCK USING THE RXOHFRAME WAS LAST SAMPLED "HIGH" TO THE E3 OVERHEAD DATA OUTPUT INTERFACE BLOCK USING THE RXOHFRAME WAS LAST SAMPLED "HIGH" TO THE E3 OVERHEAD DATA OUTPUT INTERFACE BLOCK USING THE RXCHK/RXOH METHOD</li> <li>FIGURE 260. LLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" TO THE "RECEIVE OVERHEAD D</li></ul>	CONTROL- 
BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE RECEIVE LAPD LER BLOCK HIGHLIGHTED)	CONTROL- 549 550 555 MDL MES- 555 ED LAPD/ 555 ED LAPD/ 557 IVE LAPD/ 562 562 562 562 562 563 564 METHOD A OUTPUT 566 E SIGNAL OUTPUT 567 ENABLE" 568 A OUTPUT 569 WAS LAST



#### PRELIMINARY

REV. P2.0.0	1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMERLIU COMBO - CC/HDLC ARCHITE	ECTURE
	DATA OUTPUT INTERFACE BLOCK	570
6.3.7	7 RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK	571
FIGURE	261. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE RECEIVE DIRECTION CIRCUITRY, WHENEVER THE XRT	79L71 HAS
	BEEN CONFIGURED TO OPERATE IN THE E3, ITU-T G.832 CLEAR-CHANNEL FRAMER MODE (WITH THE "RECEIVE PAYL	LOAD DATA
	OUTPUT INTERFACE" BLOCK HIGHLIGHTED)	572
TABLE 7	73: LIST AND DESCRIPTION OF THE PINS ASSOCIATED WITH THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE BLOCK	573
_	6.3.7.1 SERIAL MODE OPERATION OF THE RECEIVE PAYLOAD DATA OUTPUT INTERFACE	576
FIGURE	262. AN ILLUSTRATION OF HOW TO INTERFACE THE "SYSTEM-SIDE TERMINAL EQUIPMENT" TO THE "RECEIVE PAYLOAD	DATA OUT-
<b>F</b> igure <b>F</b>	PUT INTERFACE" BLOCK (OF THE XRT79L71) FOR "SERIAL MODE" OPERATION	576
FIGURE	263. AN ILLUSTRATION OF THE BEHAVIOR OF THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR "SERIAL MODE" (	OPERATION
FIGURE	977 964 - An luu jata tigan ar ugu ta integra ar tur "Cyatra Quar" Transma, Foundation to tur "Drarius Bay and D	DATA MOUT
FIGURE	204. AN ILLUS HATION OF HOW TO INTERFACE THE SYSTEM-SIDE TERMINAL EQUIPMENT TO THE RECEIVE PAYLOAD L	570
	6 3 7 2 NIBBI E-PARALLEL MODE ODERATION OF THE RECEIVE PAYLOAD DATA OUTDUIT INTERFACE	579 579
FIGURE	265 AN ILLUSTRATION OF HOW TO INTEREACE THE "SYSTEM-SIDE TERMINAL FOURMENT" TO THE "RECEIVE PAVI OAD	ΠΔΤΔ ΟΠΤ-
TIGOTIE	PUT INTERFACE" BLOCK (OF THE XBT79I 71) FOR "NIRRI F-PARALLEI MODEL TO THE THE THE THE FILL THE THE PARALLEI MODEL TO THE THE PARALLEI MODEL TO THE THE PARALLEI MODEL TO THE PARALLEI	580
FIGURE	266. AN ILLUSTRATION OF THE BEHAVIOR OF THE "SYSTEM-SIDE TERMINAL EQUIPMENT" SIGNALS FOR "NIBBLE-PARALI	LEL MODE"
	OPERATION	581
7.0 DIAGN	NOSTIC OPERATION - CLEAR-CHANNEL FRAMER MODE	581
7.1 TH	E LOOPBACK MODES AVAILABLE WITHIN THE XRT79L71	581
7.1.1	1 THE LIU ANALOG LOCAL LOOP-BACK MODE	582
FIGURE	267. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT79L71 (WHEN CONFIGURED TO OPERATE IN THI	E CLEAR-
	CHANNEL FRAMER" MODE) WITH THE "LIU ANALOG LOCAL LOOP-BACK" PATH INDICATED	582
7.1.2	2 THE LIU DIGITAL LOCAL LOOP-BACK MODE	584
FIGURE	268. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT79L71 (WHEN CONFIGURED TO OPERATE IN THI	e "Clear-
	Channel Framer" Mode) with the "LIU Digital Local Loop-back" path indicated	584
7.1.3	3 THE LIU REMOTE LOOP-BACK MODE	585
FIGURE	269. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT79L71 (WHEN CONFIGURED TO OPERATE IN THI	e "Clear-
	CHANNEL FRAMER" MODE) WITH THE "LIU REMOTE LOOP-BACK" PATH INDICATED	586
7.1.4	4 THE FRAMER LOCAL LOOP-BACK MODE	587
FIGURE	270. ILLUSTRATION OF THE FUNCTIONAL BLOCK DIAGRAM OF THE XRT79L71 (WHEN CONFIGURED TO OPERATE IN THE	E "CLEAR-
70 1161	CHANNEL FRAMER MIDDE WITH THE FRAMER LOCAL LOOP-BACK PATH INDICATED	300 <b>500</b>
7.2 03	ING THE FRB3 FATTERN GENERATOR AND RECEIVER	509
7.2.1	CHECKING FOR "DRBS LOCK"	590 500
7.2.2	2 CHECKING FOR PRBS LUCK	590 501
		502
		595
PACKAG	E DIMENSIONS	593
208	B SHRINK THIN BALL GRID ARRAY (17.0 MM X 17.0 MM, STBGA)	593
REVISION	HISTORY	594



#### 1.0 BRIEF XRT79L71 ARCHITECTURE DESCRIPTION

The XRT79L71 can be configured to operate in any of the following modes.

- The Clear-Channel DS3/E3 Framer Mode
- The High-Speed HDLC Controller over DS3/E3 Mode
- The ATM UNI over DS3/E3 Mode
- The PPP over DS3/E3 Mode

The detailed functional description of the XRT79L71, that covers these four modes of operation, can be found in various documents as presented below in Table 2.

TABLE 2: LISTING OF ARCHITECTURAL/FUNCTIONAL DESCRIPTION DOCUMENTS FOR THE XRT79L71
---

Mode of Operation	ARCHITECTURAL/FUNCTIONAL DESCRIPTION DOCUMENT
DS3/E3 Clear-Channel Framer Mode	<b>79L71_Arch_Descr_CC.pdf</b> Architectural/Functional Description of the XRT79L71, 1-Channel DS3/E3 ATM UNI/PPP/Clear-Channel with LIU, IC - Clear-Channel Framer Applications
DS3/E3 High-Speed HDLC Controller Mode	<b>79L71_Arch_Descr_HDLC.pdf -</b> Architectural/Functional Description of the XRT79L71 1-Channel DS3/E3 ATM UNI/PPP/Clear-Channel with LIU IC - High-Speed HDLC Controller Mode Applications
DS3/E3 ATM UNI Mode	<b>79L71_Arch_Descr_ATM.pdf</b> Architectural/Functional Description of the XRT79L71 1-Channel DS3/E3 ATM UNI/PPP/Clear-Channel Framer with LIU IC - ATM UNI Mode Applications
DS3/E3 PPP Mode	<b>79L71_Arch_Descr_PPP.pdf</b> Architectural/Functional Description of the XRT79L71 1-Channel DS3/E3 ATM UNI/PPP/Clear-Channel Framer with LIU IC - PPP Mode Applications

If the XRT79L71 is to be operated in a particular mode, obtain the appropriate document, which is presented in Table 2. However, a brief functional/architectural description of the XRT79L71, when it is configured to operate in any of these modes will be presented below.

### 1.1 BRIEF FUNCTIONAL ARCHITECTURE DESCRIPTION OF THE XRT79L71 - CLEAR-CHANNEL DS3/E3 FRAMER MODE

If the XRT79L71 has been configured to operate in the Clear-Channel DS3/E3 Framer Mode, then it will have the Functional Architecture as is presented below in Figure 2.







Figure 2 indicates that the XRT79L71 consists of the following functional blocks.

- The Transmit Payload Data Input Interface Block
- The Transmit Overhead Data Input Interface Block
- The Transmit LAPD Controller Block
- The Transmit FEAC Controller Block (DS3, C-bit Parity Applications Only)
- The Transmit Trail-Trace Message Controller Block (E3, ITU-T G.832 Applications Only)
- The Transmit SSM Controller Block (E3, ITU-T G.832 Applications Only)
- The Transmit DS3/E3 Framer Block
- The Transmit DS3/E3 LIU Block
- The Receive DS3/E3 LIU Block
- The Receive DS3/E3 Framer Block
- The Receive SSM Controller Block (E3, ITU-T G.832 Applications Only)
- The Receive Trail-Trace Message Controller Block (E3, ITU-T G.832 Applications Only)
- The Receive FEAC Controller Block (DS3, C-bit Parity Applications Only)
- The Receive LAPD Controller Block
- The Receive Payload Data Output Interface Block
- The Receive Overhead Data Output Interface Block

Each of these functional blocks is briefly discussed below. These functional blocks will be discussed in considerable detail throughout this data sheet.



#### 1.1.1 The Transmit Payload Data Input Interface Block

The purpose of the Transmit Payload Data Input Interface block is to accept outbound payload data either via a Serial or Nibble-Parallel interface, and to route this data to the Transmit DS3/E3 Framer block (where this data will ultimately be mapped into the payload bit-positions within each outbound DS3/E3 frame).

#### 1.1.2 The Transmit Overhead Data Input Interface Block

The purpose of the Transmit Overhead Data Input Interface block is to permit the user to externally insert the users own value for overhead bits into the outbound DS3/E3 data-stream.

**Note:** This particular feature is very valuable in those applications in which the XRT79L71 is processing a Channelized DS3 signal that is of the M23-framing format (where it is imperative to preserve the contents of the C-bits within the DS3 data-stream).

#### 1.1.3 The Transmit LAPD Controller Block

The purpose of the Transmit LAPD Controller block is to permit the user to transmit LAPD/PMDL (Path Maintenance Data Link) Messages to the remote terminal equipment. The Transmit LAPD Controller block comes with a LAPD Controller/Transmitter and 90 bytes of on-chip RAM (for storage of outbound PMDL Messages), prior to transmission.

#### 1.1.4 The Transmit FEAC Controller Block (for DS3, C-Bit Parity Applications only)

The purpose of the Transmit FEAC Controller block is to permit the user to transmit FEAC (Far-End Alarm & Control) Messages to the remote terminal equipment.

**Note:** The Transmit FEAC Controller Block is only active if the XRT79L71 is configured to operate in the DS3, C-bit Parity Framing format.

#### 1.1.5 The Transmit Trail-Trace Message Controller Block (E3, ITU-T G.832 Applications Only)

The purpose of the Transmit Trail-Trace Message Controller block is to permit a given terminal equipment to repeatedly transmit a "Trail-Trace" Message to the remote terminal equipment, via the TR bytes within each outbound E3, ITU-T G.832 frame

#### 1.1.6 The Transmit SSM Controller Block (E3, ITU-T G.832 Applications Only)

The purpose of the Transmit SSM Controller block is to permit a given terminal equipment to repeatedly transmit the "Synchronization Status Message" to the remote terminal equipment, via the MA byte, within each outbound E3, ITU-T G.832 frame.

#### 1.1.7 The Transmit DS3/E3 Framer Block

The purpose of the Transmit DS3/E3 Framer block is to accept data from the Transmit Payload Data Input Interface block, and Transmit Overhead Data Input Interface, the Transmit LAPD Controller and the Transmit FEAC Controller block and to construct a DS3/E3 data-stream for transmission to the remote terminal equipment. Additionally, the Transmit DS3/E3 Framer block can be configured to do all of the following.

- To transmit the AIS Indicator (upon Software Control)
- To automatically transmit the FERF/RDI Indicator (in response to the Receive DS3/E3 Framer block declare the LOS, LOF/OOF or AIS defect condition).
- To transmit the FERF/RDI indicator (upon Software Control)
- To automatically transmit the FEBE/REI Indicator (in response to the Receive DS3/E3 Framer block detecting Framing bit or CP-bit errors DS3, C-bit Parity Applications).
- To automatically transmit the FEBE/REI Indicator (in response to the Receive DS3/E3 Framer block detecting BIP-8 Error E3, ITU-T G.832 Applications).
- To transmit the FEBE/REI indicator (upon Software Control).

#### 1.1.8 The Transmit DS3/E3 LIU Block

#### PRELIMINARY



REV. P2.0.0 1-CHAN

1-CHANNEL DS3/E3 CLEAR-CHANNEL FRAMERLIU COMBO - CC/HDLC ARCHITECTURE

The purpose of the Transmit DS3/E3 LIU Block is to accept the outbound DS3/E3 data-stream from the Transmit DS3/E3 Framer block, and to perform all of the following operations on this signal.

- To encode into the B3ZS Line Code (for DS3 Applications) or the HDB3 Line Code (for E3 Applications)
- To convert this outbound DS3 or E3 data into a DS3/E3 line signal and transmit this signal to the remote terminal equipment.
- To generate and transmit DS3 pulses that complies with the Isolated Pulse Template requirements per Bellcore GR-499-CORE
- To generate and transmit E3 pulses that complies with the ITU-T G.703 Pulse Template requirements for E3 applications.

#### 1.1.9 The Receive DS3/E3 LIU Block

The purpose of the Receive DS3/E3 LIU Block is to receive a DS3/E3 line signal from the remote terminal equipment, and to perform the following operations

- To decode this incoming signal from the B3ZS Line Code (for DS3 Applications) or the HDB3 Line Code (for E3 Applications) into a binary data-stream
- To route this binary data-stream to the Receive DS3/E3 Framer block for further processing
- To detect and flag the occurrence of LCVs (Line Code Violations) and EXZs (Excessive Zeros)
- To insure that the XRT79L71 meets all of the following Receive requirements.
  - **a.** The Receive Sensitivity requirements for DS3 Applications (e.g., able to receive a DSX-3 type of signal through at least 450 feet of cable loss)
  - **b.** The Receive Sensitivity requirements for E3 Applications (e.g., able to receive an E3 signal over 12dB of cable loss)
  - **c.** To comply with the Category I and II Jitter Tolerance Requirements per Bellcore GR-499-CORE (for DS3 Applications)
  - d. To comply with the Jitter Tolerance Requirements per ITU-T G.832 (for E3 Applications)
  - e. To comply with the Interference Margin Requirements of 20dB, per ITU-T G.703 (for E3 Applications)

#### 1.1.10 The Receive DS3/E3 Framer Block

The purpose of the Receive DS3/E3 Framer block is to acquire and maintain Frame Synchronization with the incoming DS3/E3 data-stream that is receives from the Receive DS3/E3 LIU Block. As the Receive DS3/E3 Framer block performs this task, it will also do the following.

- It will declare and clear the LOS defect condition
- It will declare and clear the LOF/OOF defect condition
- It will declare and clear the AIS defect condition
- It will declare and clear the FERF/RDI defect condition
- It will detect and flag the occurrences of P-bit, CP-bit and Framing bit errors (DS3 Applications)
- It will detect and flag the occurrence of BIP-8 Errors (E3, ITU-T G.832 Applications)
- It will detect and flag the occurrence of BIP-4 Errors (E3, ITU-T G.751 Applications)
- It will detect and flag the occurrence of FEBE/REI Events
- It will route all PMDL data to the Receive LAPD Controller block for further processing
- It will route all Overhead bits/bytes to the Receive Overhead Data Output Interface block for further processing
- It will route all DS3/E3 data to the Receive Payload Data Output Interface block.



#### 1.1.11 The Receive SSM Controller Block (E3, ITU-T G.832 Applications Only)

The purpose of the Receive SSM Controller Block is to permit a given terminal equipment to receive (and extract out) the SSM (Synchronization Status Message) from the remote terminal equipment, via the MA byte, within each inbound E3, ITU-T G.832 frame.

#### 1.1.12 The Receive Trail-Trace Message Controller Block (E3, ITU-T G.832 Applications Only)

The purpose of the Receive Trail-Trace Message Controller block is to permit a given terminal equipment to receive (and extract out) the Trail-Trace Message from the remote terminal equipment, via the TR byte, within each inbound E3, ITU-T G.832 frame.

#### 1.1.13 The Receive FEAC Controller Block (DS3 Applications Only)

The purpose of the Receive FEAC Controller block is to permit the user to receive FEAC (Far-End Alarm & Control) Messages from the remote terminal equipment.

**Note:** The Receive FEAC Controller Block is only active if the XRT79L71 is configured to operate in the DS3, C-bit Parity Framing format.

#### 1.1.14 The Receive LAPD Controller Block

The purpose of the Receive LAPD Controller block is to permit the user to receive LAPD/PMDL (Path Maintenance Data Link) Messages from the remote terminal equipment. The Receive LAPD Controller block comes with a Receive LAPD Controller and 90 bytes of on-chip RAM (for storage of inbound PMDL Messages) after reception.

#### 1.1.15 The Receive Payload Data Output Interface Block

The purpose of the Receive Payload Data Output Interface block is to output payload data (within the incoming DS3 or E3 data-stream) via either a Serial or Nibble-Parallel interface, and to route this data to the off-chip System-Side Terminal Equipment.

#### 1.1.16 The Receive Overhead Data Output Interface Block

The purpose of the Receive Overhead Data Output Interface block is to permit the user to extract out the overhead bits (within the incoming DS3/E3 data-stream) and to route this data to some off-chip System-Side Terminal Equipment circuitry.

# 1.1.17 A more detailed Functional/Architectural Description of the XRT79L71 when configured to operate in the Clear Channel Controller Mode, is in this document (79L71\_Arch\_Descr\_CC.pdf).

(Section 7.0- Architectural/Functional Description of the XRT79L71 1-Channel DS3/E3 ATM UNI/PPP/Clear-Channel Framer with LIU IC - Clear Channel Applications).

#### 1.2 BRIEF FUNCTIONAL ARCHITECTURE DESCRIPTION OF THE XRT79L71 - HIGH-SPEED HDLC CONTROLLER OVER DS3/E3 MODE

If the XRT79L71 has been configured to operate in the High-Speed HDLC Controller over DS3/E3 Mode, then it will have the Functional Architecture as is presented below in Figure 3.







Figure 3 indicates that the XRT79L71 consists of the following functional blocks.

- The Transmit High-Speed HDLC Controller Block
- The Transmit LAPD Controller Block
- The Transmit FEAC Controller Block (DS3 Applications only)
- The Transmit Trail-Trace Message Controller Block (E3, ITU-T G.832 Applications only)
- The Transmit SSM Controller Block (E3, ITU-T G.832 Applications only)
- The Transmit DS3/E3 Framer Block
- The Transmit DS3/E3 LIU Block
- The Receive DS3/E3 LIU Block
- The Receive DS3/E3 Framer Block
- The Receive Trail-Trace Message Controller Block (E3, ITU-T G.832 Applications only)
- The Receive SSM Controller Block (E3, ITU-T G.832 Applications only)
- The Receive FEAC Controller Block (DS3 Applications only)
- The Receive LAPD Controller Block
- The Receive High-Speed HDLC Controller Block

Each of these functional blocks is briefly discussed below. These functional blocks will also be discussed in considerable detail throughout this data sheet.

#### 1.2.1 The Transmit High-Speed HDLC Controller Block

The purpose of the Transmit High-Speed HDLC Controller block is to perform the following tasks.