

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







SEPTEMBER 2006 REV. 1.0.7

#### GENERAL DESCRIPTION

The XRT83SH38 is a fully integrated 8-channel shorthaul line interface unit (LIU) that operates from a single 3.3V power supply. Using internal termination, the LIU provides one bill of materials to operate in T1, E1, or J1 mode with minimum external components. The LIU features are programmed through a standard microprocessor interface, serial interface controlled through Hardware mode. EXAR's LIU has patented high impedance circuits that allow the transmitter outputs and receiver inputs to be high impedance when experiencing a power failure or when the LIU is powered off. Key design features within the LIU optimize 1:1 or 1+1 redundancy and non-intrusive monitoring applications to ensure reliability without using relays.


The on-chip clock synthesizer generates T1/E1/J1 clock rates from a selectable external clock frequency and outputs a clock reference of the line rate chosen.

Additional features include RLOS, a 16-bit LCV counter for each channel, AIS, QRSS generation/detection, TAOS, DMO, and diagnostic loopback modes.

#### **APPLICATIONS**


- T1 Digital Cross-Connects (DSX-1)
- ISDN Primary Rate Interface
- CSU/DSU E1/T1/J1 Interface
- T1/E1/J1 LAN/WAN Routers
- Public switching Systems and PBX Interfaces
- T1/E1/J1 Multiplexer and Channel Banks

FIGURE 1. BLOCK DIAGRAM OF THE XRT83SH38 T1/E1/J1 LIU (HOST MODE)



#### REV. 1.0.7

#### FIGURE 2. BLOCK DIAGRAM OF THE XRT83SH38 T1/E1/J1 LIU (HARDWARE MODE)



#### **FEATURES**

- Fully integrated eight channel short-haul transceivers for E1,T1 or J1 applications
- Programable Transmit Pulse Shaper for E1,T1 or J1 short-haul interfaces
- Five fixed transmit pulse settings for T1 short-haul applications
- Receive monitor mode handles 0 to 29dB resistive attenuation along with 0 to 6dB of cable attenuation for E1 and 0 to 3dB of cable attenuation for T1 modes
- Internal impedance matching for 75 $\Omega$ , 100 $\Omega$ , 110 $\Omega$  and 120 $\Omega$
- Tri-State transmit output and receive input capability for redundancy applications
- Provides High Impedance for Tx and Rx during power off
- Transmit return loss meets or exceeds ETSI 300-166 standard
- On-chip digital clock recovery circuit for high input jitter tolerance
- Crystal-less digital jitter attenuator with 32-bit or 64-bit FIFO selectable either in transmit or receive path
- On-chip frequency multiplier generates T1 or E1 Master clocks from variety of external clock sources
- High receiver interference immunity
- On-chip transmit short-circuit protection and limiting, and driver fail monitor output (DMO)
- Receive loss of signal (RLOS) output
- On-chip HDB3/B8ZS/AMI encoder/decoder functions
- QRSS pattern generator and detection for testing and monitoring
- Error and Bipolar Violation Insertion and Detection
- Transmit All Ones (TAOS) Generators and Detectors
- Supports Local Analog, Remote, Digital and Dual Loop-Back Modes
- Meets or exceeds T1 and E1 short-haul network access specifications in ITU G.703, G.775, G.736 and G.823; TR-TSY-000499; ANSI T1.403 and T1.408; ETSI 300-166 and AT&T Pub 62411
- Supports both Hardware and Host (parallel Microprocessor or Serial) interface for programming
- JTAG Support
- Programmable Interrupt
- Low power dissipation
- Logic inputs accept either 3.3V or 5V levels
- Single 3.3V Supply Operation
- 225 ball BGA package
- -40°C to +85°C Temperature Range

#### ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT83SH38IB	225 Ball BGA	-40°C to +85°C

	Experienc	Ц
DEV	7	
/ 107	nnectivity	Į

Α	NC1	RNEG_0	TCLK_1	TPOS_1	TAOS_2	RDY_DTACK	ALE_AS	CLKSEL0	DVDD	A[1]	A[3]	A[7]	TXON_0	JASEL0	TCLK_2	RLOS_3	RCLK_3	NC4
В	NC5	RPOS_0	RCLK_0	TCLK_0	TNEG_1	TAOS_1	CS	CLKSEL1	DGND	A[2]	A[6]	TX0N_3	JASEL1	TPOS_2	TNEG_3	RNEG_3	RPOS_3	NC12
С	RTIP_0	RVDD_0	RLOS_0	TNEG_0	TPOS_0	TAOS_3	RD_DS	CLKSEL2	DGND_PDR	A[0]	A[5]	TXON_2	DMO_3	TCLK_3	DMO_2	TTIP_3	TGND_3	RTIP_3
D	RRING_0	RGND_0	TGND_0	DMO_1	DMO_0	TAOS_0	WR_R/W	DGND_DR	DVDD_DR	DVDD_PDR	A[4]	TXON_1	TNEG_2	TPOS_3	RPOS_2	RVDDD_3	RGND_3	RRING_3
Е	NC6	TRING_O	TTIP_0	TVDD_0	RVDD_1				1						TGND_2	TRING_3	TVDD_3	NC11
F	RRING_1	TGND_1	TRING_1	TVDD_1											TRING_2	TVDD_2	TTIP_2	RRING_2
G	RTIP_1	RPOS_1	RGND_1	TTIP_1											DGND_DR	RVDD_2	RGND_2	RTIP_2
Н	MCLKOUT	RNEG_1	RCLK_1	RLOS_1											RLOS_2	RCLK_2	DGND_μP	RNEG_2
J	MCLKE1	VDDPLL_2	VDDPLL_1	DVDD_DR				>	(RT83S	H38					RLOS_6	PTS1	AGND_BIAS	GAUGE
K	MCLKT1	DGND_DR	GNDPLL_1	SR_DR					(Top Vie	ew)					DVDD_DR	RXON	AVDD_BIAS	DVDDD_μP
L	RTIP_5	RLOS_5	RCLK_5	GNDPLL_2				2	225 Ball	BGA					PTS2	ĪNT	RPOS_6	RTIP_6
М	RRING_5	RGND_5	RPOS_5	RNEG_5											RCLK_6	RNEG_6	RGND_6	RRING_6
N	NC7	TTIP_5	RVDD_5	TRING_5											TVDD_6	TTIP_6	RVDD_6	NC10
Ρ	TVDD_5	TRING_4	TGND_5	DMO_5											TVDD_7	TTIP_7	TRING_7	NC9
R	NC8	TTIP_4	TGND_4	TVDD_4	DMO_4	TAOS_7	D[0]	DGND_PDR	DVDD_DR	RXRES1	TERSEL0	TXON_6	TXON_7	TNEG_7	TRING_6	TGND_7	RGND_7	RRING_7
Т	RRING_4	RGND_4	TCLK_4	RNEG_4	TCLK_5	TAOS_4	D[7]	RESET	DGND_DR	HW_HOST	TERSEL1	RXMUTE	μPCLK	TPOS_7	RLOS_7	TGND_6	RPOS_7	RTIP_7
U	RTIP_4	RPOS_4	RCLK_4	TNEG_4	TPOS_5	TAOS_5	D[6]	D[2]	D[1]	DVDD_PDR	RXTSEL	TEST	TXON_5	TNEG_6	TCLK_7	RCLK_7	DMO_6	RVDD_7
V	NC2	RVDD_4	RLOS_4	TPOS_4	TNEG_5	TAOS_6	D[5]	D[4]	D[3]	RXRES0	TXTSEL	ĪCT	TXON_4	DMO_7	TPOS_6	TCLK_6	RNEG_7	NC3
ı	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18

Experience Our Connectivity.



GENERAL DESCRIPTION	1
APPLICATIONS	1
FIGURE 1. BLOCK DIAGRAM OF THE XRT83SH38 T1/E1/J1 LIU (HOST MODE)	
FIGURE 2. BLOCK DIAGRAM OF THE XRT83SH38 T1/E1/J1 LIU (HARDWARE MODE)	
FEATURES	3
ORDERING INFORMATION	3
PIN DESCRIPTION BY FUNCTION	5
Receive Section	
TRANSMIT SECTION	
MICROPROCESSOR INTERFACE	10
JITTER ATTENUATOR	
CLOCK SYNTHESIZER	
ALARM FUNCTIONS/REDUNDANCY SUPPORT	
SERIAL PORT AND JTAG	16
POWER AND GROUND	17
FUNCTIONAL DESCRIPTION	19
1.0 HARDWARE MODE VS HOST MODE	19
1.1 FEATURE DIFFERENCES IN HARDWARE MODE	
TABLE 1: DIFFERENCES BETWEEN HARDWARE MODE AND HOST MODE	
2.0 MASTER CLOCK GENERATOR	
FIGURE 3. TWO INPUT CLOCK SOURCE	
FIGURE 4. ONE INPUT CLOCK SOURCE	
Table 2: Master Clock Generator	
3.0 RECEIVE PATH LINE INTERFACE	
FIGURE 5. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE PATH	
3.1 LINE TERMINATION (RTIP/RRING)	
3.1.1 CASE 1: INTERNAL TERMINATION	
Table 3: Selecting the Internal Impedance	
FIGURE 6. TYPICAL CONNECTION DIAGRAM USING INTERNAL TERMINATION	22
2.1.2 CASE 2: INTERNAL TERMINATION WITH ONE EVTERNAL FIVER RESISTOR FOR ALL MORES	22
3.1.2 CASE 2: INTERNAL TERMINATION WITH ONE EXTERNAL FIXED RESISTOR FOR ALL MODES	
TABLE 4: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR	22
	22 22
Table 4: Selecting the Value of the External Fixed Resistor	22 22 <b>22</b>
Table 4: Selecting the Value of the External Fixed Resistor  Figure 7. Typical Connection Diagram Using One External Fixed Resistor  3.2 CLOCK AND DATA RECOVERY  Figure 8. Receive Data Updated on the Rising Edge of RCLK  Figure 9. Receive Data Updated on the Falling Edge of RCLK	22 22 22 23
Table 4: Selecting the Value of the External Fixed Resistor  Figure 7. Typical Connection Diagram Using One External Fixed Resistor  3.2 CLOCK AND DATA RECOVERY  Figure 8. Receive Data Updated on the Rising Edge of RCLK  Figure 9. Receive Data Updated on the Falling Edge of RCLK  Table 5: Timing Specifications for RCLK/RPOS/RNEG	22 22 23 23
Table 4: Selecting the Value of the External Fixed Resistor  Figure 7. Typical Connection Diagram Using One External Fixed Resistor  3.2 CLOCK AND DATA RECOVERY  Figure 8. Receive Data Updated on the Rising Edge of RCLK  Figure 9. Receive Data Updated on the Falling Edge of RCLK  Table 5: Timing Specifications for RCLK/RPOS/RNEG  3.2.1 RECEIVE SENSITIVITY	22 22 23 23 23
TABLE 4: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR  FIGURE 7. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR  3.2 CLOCK AND DATA RECOVERY  FIGURE 8. RECEIVE DATA UPDATED ON THE RISING EDGE OF RCLK  FIGURE 9. RECEIVE DATA UPDATED ON THE FALLING EDGE OF RCLK  TABLE 5: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG  3.2.1 RECEIVE SENSITIVITY  FIGURE 10. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY	22 22 23 23 23 23
Table 4: Selecting the Value of the External Fixed Resistor  Figure 7. Typical Connection Diagram Using One External Fixed Resistor  3.2 CLOCK AND DATA RECOVERY  Figure 8. Receive Data Updated on the Rising Edge of RCLK  Figure 9. Receive Data Updated on the Falling Edge of RCLK  Table 5: Timing Specifications for RCLK/RPOS/RNEG  3.2.1 RECEIVE SENSITIVITY  Figure 10. Test Configuration for Measuring Receive Sensitivity  3.2.2 INTERFERENCE MARGIN	22 22 23 23 23 24 24
TABLE 4: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR FIGURE 7. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR.  3.2 CLOCK AND DATA RECOVERY FIGURE 8. RECEIVE DATA UPDATED ON THE RISING EDGE OF RCLK FIGURE 9. RECEIVE DATA UPDATED ON THE FALLING EDGE OF RCLK.  TABLE 5: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG 3.2.1 RECEIVE SENSITIVITY FIGURE 10. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY 3.2.2 INTERFERENCE MARGIN FIGURE 11. TEST CONFIGURATION FOR MEASURING INTERFERENCE MARGIN	22 22 23 23 23 24 24
Table 4: Selecting the Value of the External Fixed Resistor  Figure 7. Typical Connection Diagram Using One External Fixed Resistor  3.2 CLOCK AND DATA RECOVERY  Figure 8. Receive Data Updated on the Rising Edge of RCLK  Figure 9. Receive Data Updated on the Falling Edge of RCLK  Table 5: Timing Specifications for RCLK/RPOS/RNEG  3.2.1 RECEIVE SENSITIVITY  Figure 10. Test Configuration for Measuring Receive Sensitivity  3.2.2 INTERFERENCE MARGIN	22 22 23 23 23 24 24 24 24
TABLE 4: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR FIGURE 7. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR.  3.2 CLOCK AND DATA RECOVERY FIGURE 8. RECEIVE DATA UPDATED ON THE RISING EDGE OF RCLK. FIGURE 9. RECEIVE DATA UPDATED ON THE FALLING EDGE OF RCLK.  TABLE 5: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG 3.2.1 RECEIVE SENSITIVITY FIGURE 10. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY 3.2.2 INTERFERENCE MARGIN.  FIGURE 11. TEST CONFIGURATION FOR MEASURING INTERFERENCE MARGIN 3.2.3 GENERAL ALARM DETECTION AND INTERRUPT GENERATION.	22 22 23 23 23 24 24 24 24
Table 4: Selecting the Value of the External Fixed Resistor.  Figure 7. Typical Connection Diagram Using One External Fixed Resistor.  3.2 CLOCK AND DATA RECOVERY.  Figure 8. Receive Data Updated on the Rising Edge of RCLK.  Figure 9. Receive Data Updated on the Falling Edge of RCLK.  Table 5: Timing Specifications for RCLK/RPOS/RNEG.  3.2.1 RECEIVE SENSITIVITY	22 22 23 23 24 24 24 24 24 25 25
Table 4: Selecting the Value of the External Fixed Resistor.  Figure 7. Typical Connection Diagram Using One External Fixed Resistor.  3.2 CLOCK AND DATA RECOVERY.  Figure 8. Receive Data Updated on the Rising Edge of RCLK.  Figure 9. Receive Data Updated on the Falling Edge of RCLK.  Table 5: Timing Specifications for RCLK/RPOS/RNEG.  3.2.1 RECEIVE SENSITIVITY	22 22 23 23 24 24 24 24 24 25
Table 4: Selecting the Value of the External Fixed Resistor.  Figure 7: Typical Connection Diagram Using One External Fixed Resistor  3.2 CLOCK AND DATA RECOVERY  Figure 8: Receive Data Updated on the Rising Edge of RCLK.  Figure 9: Receive Data Updated on the Falling Edge of RCLK.  Table 5: Timing Specifications for RCLK/RPOS/RNEG  3.2.1 RECEIVE SENSITIVITY  Figure 10: Test Configuration for Measuring Receive Sensitivity  3.2.2 INTERFERENCE MARGIN  Figure 11: Test Configuration for Measuring Interference Margin  3.2.3 GENERAL ALARM DETECTION AND INTERRUPT GENERATION  3.2.3.1 RLOS (Receiver Loss of Signal)  Figure 12: Analog Receive Los of Signal for T1/E1/J1.  Table 6: Analog RLOS Declare/Clear (Typical Values) for T1/E1  3.2.3.2 EXLOS (Extended Loss of Signal)  3.2.3.3 AIS (Alarm Indication Signal)	22 22 23 23 24 24 24 25 25 25 25 25 22 22 22 22 22 22 25 25
Table 4: Selecting the Value of the External Fixed Resistor.  Figure 7. Typical Connection Diagram Using One External Fixed Resistor  3.2 CLOCK AND DATA RECOVERY  Figure 8. Receive Data Updated on the Rising Edge of RCLK.  Figure 9. Receive Data Updated on the Falling Edge of RCLK.  Table 5: Timing Specifications for RCLK/RPOS/RNEG  3.2.1 RECEIVE SENSITIVITY  Figure 10. Test Configuration for Measuring Receive Sensitivity  3.2.2 Interference Margin  Figure 11. Test Configuration for Measuring Interference Margin  3.2.3 General Alarm Detection and Interrupt Generation  3.2.3.1 RLOS (Receiver Loss of Signal)  Figure 12. Analog Receive Los of Signal for T1/E1/J1.  Table 6: Analog RLOS Declare/Clear (Typical Values) for T1/E1  3.2.3.2 EXLOS (Extended Loss of Signal)  3.2.3.3 AIS (Alarm Indication Signal)  3.2.3.4 FLSD (FIFO Limit Status Detection)	22 22 23 23 24 24 24 25 25 25 25 25 25 22 22 22 22 22 25 25
TABLE 4: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR.  FIGURE 7. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR.  3.2 CLOCK AND DATA RECOVERY	22 22 23 23 24 24 24 25 25 25 25 25 25 25 22 25 22 25 25 25
TABLE 4: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR  FIGURE 7. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR  3.2 CLOCK AND DATA RECOVERY  FIGURE 8. RECEIVE DATA UPDATED ON THE RISING EDGE OF RCLK.  FIGURE 9. RECEIVE DATA UPDATED ON THE FALLING EDGE OF RCLK.  TABLE 5: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG  3.2.1 RECEIVE SENSITIVITY  FIGURE 10. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY  3.2.2 INTERFERENCE MARGIN  FIGURE 11. TEST CONFIGURATION FOR MEASURING INTERFERENCE MARGIN  3.2.3 GENERAL ALARM DETECTION AND INTERRUPT GENERATION  3.2.3.1 RLOS (RECEIVER LOSS OF SIGNAL)  FIGURE 12. ANALOG RECEIVE LOS OF SIGNAL FOR T1/E1/J1  TABLE 6: ANALOG RECEIVE LOS OF SIGNAL FOR T1/E1/J1  TABLE 6: ANALOG RLOS DECLARE/CLEAR (TYPICAL VALUES) FOR T1/E1  3.2.3.2 EXLOS (EXTENDED LOSS OF SIGNAL)  3.2.3.4 FLSD (FIFO LIMIT STATUS DETECTION)  3.2.3.5 LGVD (LINE CODE VIOLATION DETECTION)  3.2.3.5 RECEIVE JITTER ATTENUATOR	222 23 23 23 24 24 24 25 25 25 25 26 26 26 26 26 26 26 26 26 26 26 26 26
TABLE 4: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR.  FIGURE 7. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR.  3.2 CLOCK AND DATA RECOVERY.  FIGURE 8. RECEIVE DATA UPDATED ON THE RISING EDGE OF RCLK.  FIGURE 9. RECEIVE DATA UPDATED ON THE FALLING EDGE OF RCLK.  TABLE 5: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG.  3.2.1 RECEIVE SENSITIVITY.  FIGURE 10. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY.  3.2.2 INTERFERENCE MARGIN.  FIGURE 11. TEST CONFIGURATION FOR MEASURING INTERFERENCE MARGIN.  3.2.3 GENERAL ALARM DETECTION AND INTERRUPT GENERATION  3.2.3.1 RLOS (RECEIVE LOSS OF SIGNAL).  FIGURE 12. ANALOG RECEIVE LOS OF SIGNAL FOR T1/E1/J1.  TABLE 6: ANALOG RECEIVE LOS OF SIGNAL FOR T1/E1/J1.  TABLE 6: ANALOG RECEIVE LOSS OF SIGNAL)  3.2.3.2 EXLOS (EXTENDED LOSS OF SIGNAL)  3.2.3.3 AIS (ALARM INDICATION SIGNAL)  3.2.3.4 FLSD (FIFO LIMIT STATUS DETECTION)  3.2.3.5 LCVD (LINE CODE VIOLATION DETECTION)  3.3. RECEIVE JITTER ATTENUATOR  3.4 HDB3/B8ZS DECODER	22 22 23 23 24 24 24 25
TABLE 4: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR  FIGURE 7. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR  3.2 CLOCK AND DATA RECOVERY  FIGURE 8. RECEIVE DATA UPDATED ON THE RISING EDGE OF RCLK.  FIGURE 9. RECEIVE DATA UPDATED ON THE FALLING EDGE OF RCLK.  TABLE 5: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG  3.2.1 RECEIVE SENSITIVITY  FIGURE 10. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY  3.2.2 INTERFERENCE MARGIN  FIGURE 11. TEST CONFIGURATION FOR MEASURING INTERFERENCE MARGIN  3.2.3 GENERAL ALARM DETECTION AND INTERRUPT GENERATION  3.2.3.1 RLOS (RECEIVER LOSS OF SIGNAL)  FIGURE 12. ANALOG RECEIVE LOS OF SIGNAL FOR T1/E1/J1.  TABLE 6: ANALOG RLOS DECLARE/CLEAR (TYPICAL VALUES) FOR T1/E1  3.2.3.2 EXLOS (EXTENDED LOSS OF SIGNAL)  3.2.3.3 AIS (ALARM INDICATION SIGNAL)  3.2.3.4 FLSD (FIFO LIMIT STATUS DETECTION)  3.2.3.5 LCVD (LINE CODE VIOLATION DETECTION)  3.3.1 RECEIVE JITTER ATTENUATOR  3.4 HDB3/B8ZS DECODER  3.5 RPOS/RNEG/RCLK	222 23 23 23 24 24 24 25 25 25 25 26 26 26 26 26 26 26 26 26 26 26 26 26
TABLE 4: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR.  FIGURE 7. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR.  3.2 CLOCK AND DATA RECOVERY.  FIGURE 8. RECEIVE DATA UPDATED ON THE RISING EDGE OF RCLK.  FIGURE 9. RECEIVE DATA UPDATED ON THE FALLING EDGE OF RCLK.  TABLE 5: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG.  3.2.1 RECEIVE SENSITIVITY.  FIGURE 10. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY.  3.2.2 INTERFERENCE MARGIN.  FIGURE 11. TEST CONFIGURATION FOR MEASURING INTERFERENCE MARGIN.  3.2.3 GENERAL ALARM DETECTION AND INTERRUPT GENERATION  3.2.3.1 RLOS (RECEIVE LOSS OF SIGNAL).  FIGURE 12. ANALOG RECEIVE LOS OF SIGNAL FOR T1/E1/J1.  TABLE 6: ANALOG RECEIVE LOS OF SIGNAL FOR T1/E1/J1.  TABLE 6: ANALOG RECEIVE LOSS OF SIGNAL)  3.2.3.2 EXLOS (EXTENDED LOSS OF SIGNAL)  3.2.3.3 AIS (ALARM INDICATION SIGNAL)  3.2.3.4 FLSD (FIFO LIMIT STATUS DETECTION)  3.2.3.5 LCVD (LINE CODE VIOLATION DETECTION)  3.3. RECEIVE JITTER ATTENUATOR  3.4 HDB3/B8ZS DECODER	22
TABLE 4: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR.  FIGURE 7. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR.  3.2 CLOCK AND DATA RECOVERY.  FIGURE 8. RECEIVE DATA UPDATED ON THE RISING EDGE OF RCLK.  FIGURE 9. RECEIVE DATA UPDATED ON THE FALLING EDGE OF RCLK.  TABLE 5: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG.  3.2.1 RECEIVE SENSITIVITY.  FIGURE 10. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY.  3.2.2 INTERFERENCE MARGIN.  FIGURE 11. TEST CONFIGURATION FOR MEASURING INTERFERENCE MARGIN.  3.2.3 GENERAL ALARM DETECTION AND INTERRUPT GENERATION.  3.2.3.1 RLOS (RECEIVER LOSS OF SIGNAL).  FIGURE 12. ANALOG RECEIVE LOS OF SIGNAL FOR TI/E1/J1.  TABLE 6: ANALOG RECEIVE LOS OF SIGNAL FOR TI/E1/J1.  TABLE 6: ANALOG RECEIVE LOS OF SIGNAL OF TI/E1/J1.  3.2.3.2 EXLOS (EXTENDED LOSS OF SIGNAL).  3.2.3.3 AIS (ALARM INDICATION SIGNAL).  3.2.3.4 FLSD (FIFO LIMIT STATUS DETECTION).  3.2.3.5 LCVD (LINE CODE VIOLATION DETECTION).  3.4 HDB3/B8ZS DECODER.  3.5 RPOS/RNEG/RCLK.  FIGURE 13. SINGLE RAIL MODE WITH A FIXED REPEATING "0011" PATTERN.	22
TABLE 4: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR.  FIGURE 7. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR.  3.2 CLOCK AND DATA RECOVERY.  FIGURE 8. RECEIVE DATA UPDATED ON THE RISING EDGE OF RCLK.  FIGURE 9. RECEIVE DATA UPDATED ON THE FALLING EDGE OF RCLK.  TABLE 5: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG.  3.2.1 RECEIVE SENSITIVITY.  FIGURE 10. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY.  3.2.2 INTERFERENCE MARGIN.  FIGURE 11. TEST CONFIGURATION FOR MEASURING INTERFERENCE MARGIN.  3.2.3 GENERAL ALARM DETECTION AND INTERRUPT GENERATION.  3.2.3.1 RLOS (RECEIVER LOSS OF SIGNAL).  FIGURE 12. ANALOG RECEIVE LOS OF SIGNAL FOR T1/E1/J1.  TABLE 6: ANALOG RLOS DECLARE/CLEAR (TYPICAL VALUES) FOR T1/E1.  3.2.3.2 EXLOS (EXTENDED LOSS OF SIGNAL).  3.2.3.3 AIS (ALARM INDICATION SIGNAL).  3.2.3.4 FLSD (FIFO LIMIT STATUS DETECTION).  3.2.3.5 LCVD (LINE CODE VIOLATION DETECTION).  3.4. HDB3/B8ZS DECODER.  3.5 RPOS/RNEG/RCLK  FIGURE 13. SINGLE RAIL MODE WITH A FIXED REPEATING "0011" PATTERN.  FIGURE 14. DUAL RAIL MODE WITH A FIXED REPEATING "0011" PATTERN.	22
TABLE 4: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR. FIGURE 7. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR  3.2 CLOCK AND DATA RECOVERY FIGURE 8. RECEIVE DATA UPDATED ON THE RISING EDGE OF RCLK. FIGURE 9. RECEIVE DATA UPDATED ON THE FALLING EDGE OF RCLK. TABLE 5: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG 3.2.1 RECEIVE SENSITIVITY. FIGURE 10. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY. 3.2.2 INTERFERENCE MARGIN. FIGURE 11. TEST CONFIGURATION FOR MEASURING INTERFERENCE MARGIN. 3.2.3 GENERAL ALARM DETECTION AND INTERRUPT GENERATION. 3.2.3.1 RLOS (RECEIVER LOSS OF SIGNAL) FIGURE 12. ANALOG RECEIVE LOS OF SIGNAL FOR T1/E1/J1. TABLE 6: ANALOG RIOS DECLARE/CLEAR (TYPICAL VALUES) FOR T1/E1 3.2.3.2 EXLOS (EXTENDED LOSS OF SIGNAL) 3.2.3.3 AIS (ALARM INDICATION SIGNAL) 3.2.3.4 FLSD (FIFO LIMIT STATUS DETECTION) 3.2.3.5 LCVD (LINE CODE VIOLATION DETECTION) 3.3.7 RECEIVE JITTER ATTENUATOR 3.4 HDB3/B8ZS DECODER 3.5 RPOS/RNEG/RCLK FIGURE 13. SINGLE RAIL MODE WITH A FIXED REPEATING "0011" PATTERN FIGURE 14. DUAL RAIL MODE WITH A FIXED REPEATING "0011" PATTERN FIGURE 15. SIMPLIFIED BLOCK DIAGRAM OF THE RXMUTE FUNCTION. 4.0 TRANSMIT PATH LINE INTERFACE	22
TABLE 4: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR.  FIGURE 7. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR.  3.2 CLOCK AND DATA RECOVERY	22
TABLE 4: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR. FIGURE 7. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR  3.2 CLOCK AND DATA RECOVERY FIGURE 8. RECEIVE DATA UPDATED ON THE RISING EDGE OF RCLK. FIGURE 9. RECEIVE DATA UPDATED ON THE FALLING EDGE OF RCLK. TABLE 5: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG  3.2.1 RECEIVE SENSITIVITY FIGURE 10. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY  3.2.2 INTERFERENCE MARGIN FIGURE 11. TEST CONFIGURATION FOR MEASURING INTERFERENCE MARGIN. 3.2.3 GENERAL ALARM DETECTION AND INTERRUPT GENERATION 3.2.3.1 RLOS (RECEIVE LOSS OF SIGNAL) FIGURE 12. ANALOG RECEIVE LOS OF SIGNAL FOR T1/E1/J1 TABLE 6: ANALOG RECEIVE LOS OF SIGNAL FOR T1/E1/J1 TABLE 6: ANALOG RECEIVE LOS OF SIGNAL FOR T1/E1/J1 3.2.3.2 EXLOS (EXTENDED LOSS OF SIGNAL) 3.2.3.4 FLSD (FIFO LIMIT STATUS DETECTION) 3.2.3.5 LCVD (LINE CODE VIOLATION DETECTION) 3.2.3.5 LCVD (LINE CODE VIOLATION DETECTION) 3.1 RECEIVE JITTER ATTENUATOR 3.4 HDB3/B8ZS DECODER 3.5 RPOS/RNEG/RCLK FIGURE 13. SINGLE RAIL MODE WITH A FIXED REPEATING "0011" PATTERN FIGURE 14. DUAL RAIL MODE WITH A FIXED REPEATING "0011" PATTERN 3.6 RXMUTE (RECEIVER LOS WITH DATA MUTING) FIGURE 15. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT PATH 4.1 TCLK/TPOS/TNEG DIGITAL INPUTS	22 22 23 23 24 24 25 25 25 26 26 26 27 27 28 28 28 28
TABLE 4: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR. FIGURE 7. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR  3.2 CLOCK AND DATA RECOVERY FIGURE 8. RECEIVE DATA UPDATED ON THE RISING EDGE OF RCLK. FIGURE 9. RECEIVE DATA UPDATED ON THE FALLING EDGE OF RCLK. TABLE 5: TIMING SPECIFICATIONS FOR RCLK/RPOS/RNEG  3.2.1 RECEIVE SENSITIVITY FIGURE 10. TEST CONFIGURATION FOR MEASURING RECEIVE SENSITIVITY  3.2.2 INTERFERENCE MARGIN FIGURE 11. TEST CONFIGURATION FOR MEASURING INTERFERENCE MARGIN.  3.2.3 GENERAL ALARM DETECTION AND INTERRUPT GENERATION  3.2.3.1 RLOS (RECEIVE LOS OF SIGNAL) FIGURE 12. ANALOG RECEIVE LOS OF SIGNAL) FIGURE 15. ANALOG RECEIVE LOS OF SIGNAL FOR T1/E1/J1. TABLE 6: ANALOG RLOS DECLARE/CLEAR (TYPICAL VALUES) FOR T1/E1  3.2.3.2 EXLOS (EXTENDED LOSS OF SIGNAL)  3.2.3.4 FLSD (FIFO LIMIT STATUS DETECTION)  3.2.3.5 LCVD (LINE CODE VIOLATION DETECTION)  3.2.3.5 LCVD (LINE CODE VIOLATION DETECTION)  3.4 HDB3/B8ZS DECODER  3.5 RPOS/RNEG/RCLK FIGURE 13. SINGLE RAIL MODE WITH A FIXED REPEATING "0011" PATTERN FIGURE 14. DUAL RAIL MODE WITH A FIXED REPEATING "0011" PATTERN FIGURE 15. SIMPLIFIED BLOCK DIAGRAM OF THE RXMUTE FUNCTION.  4.0 TRANSMIT PATH LINE INTERFACE FIGURE 16. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT PATH	22 22 23 23 24 24 25 25 25 26 26 26 27 27 28 28 28 28 28 28

	Experience Our Connectivity.
UNIT	REV. 1.0.7

	TABLE 7: TIMING SPECIFICATIONS FOR TCLK/TPOS/TNEG	
	4.2 HDB3/B8ZS ENCODER	
	Table 8: Examples of HDB3 Encoding	
	Table 9: Examples of B8ZS Encoding	
	4.3 TRANSMIT JITTER ATTENUATOR	
	TABLE 10: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS	
	4.4 TAOS (TRANSMIT ALL ONES)	
	FIGURE 19. TAOS (TRANSMIT ALL ONES)	
	4.5 TRANSMIT DIAGNOSTIC FEATURES	
	4.5.1 ATAOS (AUTOMATIC TRANSMIT ALL ONES)	
	FIGURE 20. SIMPLIFIED BLOCK DIAGRAM OF THE ATAOS FUNCTION	
	4.5.2 QRSS GENERATION	
	TABLE 11: RANDOM BIT SEQUENCE POLYNOMIALS	
	4.5.3 T1 SHORT HAUL LINE BUILD OUT (LBO)	
	TABLE 12: SHORT HAUL LINE BUILD OUT	
	FIGURE 21. ARBITRARY PULSE SEGMENT ASSIGNMENT	
	4.6 DMO (DIGITAL MONITOR OUTPUT)	
	4.7 LINE TERMINATION (TTIP/TRING)	
	FIGURE 22. TYPICAL CONNECTION DIAGRAM USING INTERNAL TERMINATION	
	0 T1/E1 APPLICATIONS	
J.(		
	5.1 LOOPBACK DIAGNOSTICS	
	5.1.1 LOCAL ANALOG LOOPBACK	
	FIGURE 23. SIMPLIFIED BLOCK DIAGRAM OF LOCAL ANALOG LOOPBACK	
	FIGURE 24. SIMPLIFIED BLOCK DIAGRAM OF REMOTE LOOPBACK	
	5.1.3 DIGITAL LOOPBACK	
	FIGURE 25. SIMPLIFIED BLOCK DIAGRAM OF DIGITAL LOOPBACK	
	5.1.4 DUAL LOOPBACK	
	FIGURE 26. SIMPLIFIED BLOCK DIAGRAM OF DUAL LOOPBACK	
	5.2 LINE CARD REDUNDANCY	
	5.2.1 1:1 AND 1+1 REDUNDANCY WITHOUT RELAYS	
	5.2.2 TRANSMIT INTERFACE WITH 1:1 AND 1+1 REDUNDANCY	
	FIGURE 27. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT INTERFACE FOR 1:1 AND 1+1 REDUNDANCY	
	5.2.3 RECEIVE INTERFACE WITH 1:1 AND 1+1 REDUNDANCY	
	FIGURE 28. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE INTERFACE FOR 1:1 AND 1+1 REDUNDANCY	37
	5.2.4 N+1 REDUNDANCY USING EXTERNAL RELAYS	
	5.2.5 TRANSMIT INTERFACE WITH N+1 REDUNDANCY	. 38
	FIGURE 29. SIMPLIFIED BLOCK DIAGRAM OF THE TRANSMIT INTERFACE FOR N+1 REDUNDANCY	
	5.2.6 RECEIVE INTERFACE WITH N+1 REDUNDANCY	
	FIGURE 30. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE INTERFACE FOR N+1 REDUNDANCY	
	5.3 POWER FAILURE PROTECTION	
	5.4 OVERVOLTAGE AND OVERCURRENT PROTECTION	
	5.5 NON-INTRUSIVE MONITORING	
	FIGURE 31. SIMPLIFIED BLOCK DIAGRAM OF A NON-INTRUSIVE MONITORING APPLICATION	
6.0	0 MICROPROCESSOR INTERFACE	
	6.1 SERIAL MICROPROCESSOR INTERFACE BLOCK	
	FIGURE 32. SIMPLIFIED BLOCK DIAGRAM OF THE SERIAL MICROPROCESSOR INTERFACE	
	6.1.1 SERIAL TIMING INFORMATION	
	FIGURE 33. TIMING DIAGRAM FOR THE SERIAL MICROPROCESSOR INTERFACE	
	6.1.2 24-BIT SERIAL DATA INPUT DESCRITPTION	
	6.1.3 ADDR[7:0] (SCLK1 - SCLK8)	
	6.1.4 R/W (SCLK9)	
	6.1.5 DUMMY BITS (SCLK10 - SCLK16)	
	6.1.6 DATA[7:0] (SCLK17 - SCLK24)	
	FIGURE 34. TIMING DIAGRAM FOR THE MICROPROCESSOR SERIAL INTERFACE	
	TIGGRE 34. TIMING DIAGRAM FOR THE MICROPROCESSOR SERIAL INTERFACE	
	6.2 PARALLEL MICROPROCESSOR INTERFACE BLOCK	
	TABLE 14: SELECTING THE MICROPROCESSOR INTERFACE MODE	
	FIGURE 35. SIMPLIFIED BLOCK DIAGRAM OF THE MICROPROCESSOR INTERFACE BLOCK	
	6.3 THE MICROPROCESSOR INTERFACE BLOCK SIGNALS	
	TABLE 15: XRT83SH38 MICROPROCESSOR INTERFACE SIGNALS THAT EXHIBIT CONSTANT ROLES IN BOTH INTEL AND MOTOROLA MOD	
	TABLE 16: INTEL MODE: MICROPROCESSOR INTERFACE SIGNALS	
	TABLE 17: MOTOROLA MODE: MICROPROCESSOR INTERFACE SIGNALS	

REV. 1.0.7

6.4 INT	EL MODE PROGRAMMED I/O ACCESS (ASYNCHRONOUS)	47
FIGURE 36.	INTEL µP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS	48
TABLE 18: II	NTEL MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS	48
6.5 MO	FOROLA MODE PROGRAMMED I/O ACCESS (ASYNCHRONOUS)	49
FIGURE 37.	MOTOROLA 68K µP INTERFACE SIGNALS DURING PROGRAMMED I/O READ AND WRITE OPERATIONS	50
	TOTOROLA 68K MICROPROCESSOR INTERFACE TIMING SPECIFICATIONS	
REGISTER	INFORMATION	51
	ficroprocessor Register Address (ADDR[7:0])	
	IICROPROCESSOR REGISTER CHANNEL DESCRIPTION	
	NICROPROCESSOR REGISTER 0x00H BIT DESCRIPTION	
	QUALIZER CONTROL AND TRANSMIT LINE BUILD OUT	
TABLE 24: N	ficroprocessor Register 0x01H Bit Description	54
TABLE 25: N	IICROPROCESSOR REGISTER 0x02H BIT DESCRIPTION	55
TABLE 26: N	ficroprocessor Register 0x03h Bit Description	56
TABLE 27: N	ficroprocessor Register 0x04h Bit Description	57
TABLE 28: N	ficroprocessor Register 0x05h Bit Description	58
	ficroprocessor Register 0x06H Bit Description	
	ficroprocessor Register 0x08h Bit Description	
	ficroprocessor Register 0x09h Bit Description	
	ficroprocessor Register 0x0Ah Bit Description	
	MICROPROCESSOR REGISTER 0x0BH BIT DESCRIPTION	
	MICROPROCESSOR REGISTER 0X0CH BIT DESCRIPTION	
	MICROPROCESSOR REGISTER 0x0DH BIT DESCRIPTION	
	MICROPROCESSOR REGISTER 0x0EH BIT DESCRIPTION	
	MICROPROCESSOR REGISTER 0x0FH BIT DESCRIPTION	
	MICROPROCESSOR REGISTER 0x80H, BIT DESCRIPTION	
	LECT REGISTER	
	REGISTER 0x81H SUB REGISTERS	
	ficroprocessor Register 0x81H, Bit Description	
	MICROPROCESSOR REGISTER 0x82H BIT DESCRIPTION	
	MICROPROCESSOR REGISTER 0x8DH BIT DESCRIPTION	
	ficroprocessor Register 0x0eh bit Description	
	fickoprocessor Register 0xFEH Bit Description	
	fickoprocessor Register 0xFFH Bit Description	
	AL CHARACTERISTICS	
	BSOLUTE MAXIMUM RATINGS	
	C DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS	
	O ELECTRICAL CHARACTERISTICS	
	1 Receiver Electrical Characteristics	
	1 RECEIVER ELECTRICAL CHARACTERISTICS	
	T RECEIVER ELECTRICAL CHARACTERISTICS	
	1 Transmitter Electrical Characteristics	
	DIMENSIONS	
	NG INFORMATION	
REVISIO	N.S.	75

# Experience Our Connectivity. REV. 1.0.7

## PIN DESCRIPTION BY FUNCTION

#### **RECEIVE SECTION**

SIGNAL NAME	BGA LEAD#	Түре	DESCRIPTION
RXON	K16	I	Receiver On Hardware Mode Only  This pin is used to enable the receivers for all channels. By default, the receivers are turned on in hardware mode. To turn the receivers off, this "Low".  Note: Internally pulled "High" with $50k\Omega$ resistor.
RLOS0 RLOS1 RLOS2 RLOS3 RLOS4 RLOS5 RLOS6 RLOS7	C3 H4 H15 A16 V3 L2 J15 T15	0	Receive Loss of Signal  When a receive loss of signal occurs according to ITU-T G.775, the RLOS pin will go "High" for a minimum of one RCLK cycle. RLOS will remain "High" until the loss of signal condition clears. See the Receive Loss of Signal section of this datasheet for more details.  Note: This pin can be used for redundancy applications to initiate an automatic switch to a backup card.
RCLK0 RCLK1 RCLK2 RCLK3 RCLK4 RCLK5 RCLK6 RCLK7	B3 H3 H16 A17 U3 L3 M15 U16	O	Receive Clock Output  RCLK is the recovered clock from the incoming data stream. If the incoming signal is absent or RTIP/RRING are in "High-Z", RCLK maintains its timing by using an internal master clock as its reference. RPOS/RNEG data can be updated on either edge of RCLK selected by RCLKE.  Note: RCLKE is a global setting that applies to all 8 channels.
RNEG/LCV0 RNEG/LCV1 RNEG/LCV2 RNEG/LCV3 RNEG/LCV4 RNEG/LCV5 RNEG/LCV6 RNEG/LCV7	A2 H2 H18 B16 T4 M4 M16	O	RNEG/LCV_OF Output In dual rail mode, this pin is the receive negative data output. In single rail mode, this pin is a Line Code Violation / Counter Overflow indicator. If LCV is selected by programming the appropriate global register and if a line code violation, a bi-polar violation, or excessive zeros occur, the LCV pin will pull "High" for a minimum of one RCLK cycle. LCV will remain "High" until there are no more violations. However, if OF (Overflow) is selected the LCV pin will pull "High" if the internal LCV counter is saturated. The LCV pin will remain "High" until the LCV counter is reset.
RPOS0 RPOS1 RPOS2 RPOS3 RPOS4 RPOS5 RPOS6 RPOS7	B2 G2 D15 B17 U2 M3 L17	0	RPOS/RDATA Output Receive digital output pin. In dual rail mode, this pin is the receive positive data output. In single rail mode, this pin is the receive non-return to zero (NRZ) data output.

### Experience Our Connectivity.

SIGNAL NAME	BGA LEAD#	Түре	DESCRIPTION
RTIP0	C1	ı	Receive Differential Tip Input
RTIP1	G1		RTIP is the positive differential input from the line interface. Along with the RRING
RTIP2	G18		signal, these pins should be coupled to a 1:1 transformer for proper operation.
RTIP3	C18		
RTIP4	U1		
RTIP5	L1		
RTIP6	L18		
RTIP7	T18		
RRING0	D1	I	Receive Differential Ring Input
RRING1	F1		RRING is the negative differential input from the line interface. Along with the RTIP
RRING2	F18		signal, these pins should be coupled to a 1:1 transformer for proper operation.
RRING3	D18		
RRING4	T1		
RRING5	M1		
RRING6	M18		
RRING7	R18		
RXMUTE	T12	I	Receive Data Muting
			Hardware Mode Only
			This pin is AND-ed with each of the RLOS functions on a per channel basis. Therefore, if this pin is pulled "High" and a given channel experiences a loss of signal, then the RPOS/RNEG output pins are automatically pulled "Low" to prevent data chattering. To disable this feature, the RxMUTE pin must be pulled "Low".  Note: This pin is internally pulled "High" with a $50k\Omega$ resistor

SIGNAL NAME	BGA LEAD#	ТҮРЕ	DESCRIPTION
RXRES1	R10	I	Receive External Resistor Control Pins
RXRES0	V10		Hardware mode Only
			These pins are used in the Receive Internal Impedance mode for unique applications where an accurate resistor can be used to achieve optimal return loss. When RxRES[1:0] are used, the LIU automatically sets the internal impedance to match the line build out. For example: if $240\Omega$ is selected, the LIU chooses an internal impedance such that the parallel combination equals the impedance chosen by TERSEL[1:0]. "00" = No External Fixed Resistor "01" = $240\Omega$ "10" = $210\Omega$ "11" = $150\Omega$
			<b>Note:</b> These pins are internally pulled "Low" with a $50k\Omega$ resistor. This feature is available in Host mode by programming the appropriate channel register.
RCLKE/	J16	I	Receive Clock Edge
μPTS1			Hardware Mode
			This pin is used to select which edge of the recovered clock is used to update data to the receiver on the RPOS/RNEG outputs. By default, data is updated on the risinge edge. To udpdate data on the falling edge, this pin must be pulled "High". <u>Host Mode</u> $\mu$ PTS[2:1] pins are used to select the type of microprocessor to be used for Host communication. "00" = 8051 Intel Asynchronous "01" = 68K Motorola Asynchronous
			"10" = x86 Intel Synchronous
			"11" = 860 Motorola Synchronous
			<b>Note:</b> This pin is internally pulled "Low" with a $50k\Omega$ resistor.

#### TRANSMIT SECTION

SIGNAL NAME	BGA LEAD#	Түре	DESCRIPTION
TCLKE/µPTS2	L15	I	Transmit Clock Edge  Hardware Mode  This pin is used to select which edge of the transmit clock is used to sample data on the transmitter on the TPOS/TNEG inputs. By default, data is sampled on the falling edge. To sample data on the rising edge, this pin must be pulled "High".  Host Mode  μPTS[2:1] pins are used to select the type of microprocessor to be used for Host communication.  "00" = 8051 Intel Asynchronous  "01" = 68K Motorola Asynchronous  "10" = x86 Intel Synchronous  "11" = 860 Motorola Synchronous  Note: This pin is internally pulled "Low" with a 50kΩ resistor.
TTIP0 TTIP1 TTIP2 TTIP3 TTIP4 TTIP5 TTIP6 TTIP7	E3 G4 F17 C16 R2 N2 N16 P16	0	Transmit Differential Tip Output  TTIP is the positive differential output to the line interface. Along with the TRING signal, these pins should be coupled to a 1:2 step up transformer for proper operation.
TRING0 TRING1 TRING2 TRING3 TRING4 TRING5 TRING6 TRING6	E2 F3 F15 E16 P2 N4 R15 P17	0	Transmit Differential Ring Output TRING is the negative differential output to the line interface. Along with the TTIP signal, these pins should be coupled to a 1:2 step up transformer for proper operation.
TPOS0 TPOS1 TPOS2 TPOS3 TPOS4 TPOS5 TPOS6 TPOS7	C5 A4 B14 D14 V4 U5 V15 T14	I	TPOS/TDATA Input Transmit digital input pin. In dual rail mode, this pin is the transmit positive data input. In single rail mode, this pin is the transmit non-return to zero (NRZ) data input.  Note: Internally pulled "Low" with a $50K\Omega$ resistor.
TNEG0 TNEG1 TNEG2 TNEG3 TNEG4 TNEG5 TNEG6 TNEG6	C4 B5 D13 B15 U4 V5 U14 R14	I	Transmitter Negative NRZ Data Input In dual rail mode, this signal is the negative-rail input data for the transmitter. In single rail mode, this pin can be left unconnected while in Host mode. However, in Hardware mode, this pin is used to select the type of encoding/decoding for the E1/T1 data format. Connecting this pin "Low" enables HDB3 in E1 or B8ZS in T1. Connecting this pin "High" selects AMI data format. Note: Internally pulled "Low" with a $50k\Omega$ resistor.

SIGNAL NAME	BGA LEAD#	Түре	DESCRIPTION
TCLK0 TCLK1 TCLK2 TCLK3 TCLK4 TCLK5 TCLK6 TCLK7	B4 A3 A15 C14 T3 T5 V16 U15	I	Transmit Clock Input  TCLK is the input facility clock used to sample the incoming TPOS/TNEG data. If TCLK is absent, pulled "Low", or pulled "High", the transmitter outputs at TTIP/ TRING sends an all zero signal to the line. TPOS/TNEG data can be sampled on either edge of TCLK selected by TCLKE.  Note: TCLKE is a global setting that applies to all 8 channels.
TAOS0 TAOS1 TAOS2 TAOS3 TAOS4 TAOS5 TAOS6 TAOS7	D6 B6 A5 C6 T6 U6 V6 R6	I	Transmit All Ones for Channel  Hardware Mode Only  Setting this pin "High" enables the transmission of an all ones pattern to the line from TTIP/TRING. If this pin is pulled "Low", the transmitters operate in normal throughput mode.  Note: Internally pulled "Low" with a 50kΩ resistor for all channels. This feature is available in Host mode by programming the appropriate channel register.
TXON0 TXON1 TXON2 TXON3 TXON4 TXON5 TXON6 TXON7	A13 D12 C12 B12 V13 U13 R12 R13	I	Transmit On/Off Input  Upon power up, the transmitters are powered off. Turning the transmitters On or Off is selected through the microprocessor interface by programming the appropriate channel register while in Host mode. However, if TxONCNTL is set "High" in the appropriate global register or if in Hardware mode, the activity of the transmitter outputs is controlled by the TxON pins.  Note: TxON is ideal for redundancy applications. See the Redundancy Applications Section of this datasheet for more details. Internally pulled "Low" with a 50KΩ resistor.

#### **MICROPROCESSOR INTERFACE**

SIGNAL NAME	BGA LEAD #	Түре	DESCRIPTION
HW/HOST	T10	I	Mode Control Input
			This pin is used to select Host mode or Hardware mode. By default, the LIU is set in Hardware mode. To use Host mode, this pin must be pulled "Low".
			<b>Note:</b> Internally pulled "High" with a $50k\Omega$ resistor.
WR_R/W/EQC0	D7	I	Write Input(R/W)/Equalizer Control Signal 0 Host Mode
			This pin is used to communicate a Read or Write operation according to the which microprocessor is chosen. See the Microprocessor Section of this datasheet for details.
			Hardware Mode  EQC[4:0] are used to set the Receiver Gain, Receiver Impedance and the Transmit  Line Build Out. See Table 22 for more details.
			<b>Note:</b> Internally pulled "Low" with a 50kΩ resistor.
RD_DS/EQC1	C7	I	Read Input (Data Strobe)/Equalizer Control Signal 1  Host Mode  This pin is used to communicate a Read or Write energtion according to the which
			This pin is used to communicate a Read or Write operation according to the which microprocessor is chosen. See the Microprocessor Section of this datasheet for details.
			Hardware Mode  EQC[4:0] are used to set the Receiver Gain, Receiver Impedance and the Transmit  Line Build Out. See Table 22 for more details.
			<b>Note:</b> Internally pulled "Low" with a $50k\Omega$ resistor.
ALE/EQC2	A7	I	Address Latch Input (Address Strobe)
			Host Mode This pin is used to latch the address contents into the internal registers within the LIU device. See the Microprocessor Section of this datasheet for details.
			Hardware Mode  EQC[4:0] are used to set the Receiver Gain, Receiver Impedance and the Transmit  Line Build Out. See Table 22 for more details.
			<b>Note:</b> Internally pulled "Low" with a $50k\Omega$ resistor.
CS/EQC3	В7	I	Chip Select Input - Host mode:
			Host Mode This pin is used to initiate communication with the microprocessor interface. See the Microprocessor Section of this datasheet for details.  Hardware Mode
			EQC[4:0] are used to set the Receiver Gain, Receiver Impedance and the Transmit Line Build Out. See Table 22 for more details.
			<b>Note:</b> Internally pulled "Low" with a $50k\Omega$ resistor.

SIGNAL NAME	BGA LEAD #	Түре	DESCRIPTION
RDY/EQC4	A6	I/O	Ready Output (Data Transfer Acknowledge)  Host Mode (Parallel Microprocessor)  If Pin SER $\overline{PAR}$ is pulled "Low", this output pin from the microprocessor block is used to inform the local $\mu P$ that the Read or Write operation has been completed and is waiting for the next command. See the Microprocessor Section of this datasheet for details.  Host Mode (Serial Interface)  If Pin SER $\overline{PAR}$ is pulled "High", this output pin from the serial interface is used to read back the regsiter contents. See the Microprocessor Section of this datasheet for details.  Hardware Mode  EQC[4:0] are used to set the Receiver Gain, Receiver Impedance and the Transmit Line Build Out. See Table 22 for more details.  Note: Internally pulled "Low" with a 50k $\Omega$ resistor.
D[7]/Loop14 D[6]/Loop04 D[5]/Loop15 D[4]/Loop05 D[3]/Loop16 D[2]/Loop06 D[1]/Loop17 D[0]/Loop07	T7 U7 V7 V8 V9 U8 U9 R7	I/O	Bi-Directional Data Bus/Loopback Mode Select  Host Mode  These pins are used for the 8-bit bi-directional data bus to allow data transfer to and from the microprocessor interface.  Hardware Mode (Channels 4 through 7)  These pins are used to select the loopback mode. Each channel has two loopback pins Loop[1:0].  "00" = No Loopback "01" = Analog Local Loopback "10" = Remote Loopback "11" = Digital Loopback  Note: Internally pulled "Low" with a 50kΩ resistor.
A[7]/Loop13 A[6]/Loop03 A[5]/Loop12 A[4]/Loop02 A[3]/Loop11 A[2]/Loop01 A[1]/Loop10 A[0]/Loop00	A12 B11 C11 D11 A11 B10 A10 C10	ı	Direct Address Bus/Loopback Mode Select  Host Mode  These pins are used for the 8-bit direct address bus to allow access to the internal registers within the microprocessor interface.  Hardware Mode (Channels 0 through 3)  These pins are used to select the loopback mode. Each channel has two loopback pins Loop[1:0].  "00" = No Loopback  "01" = Analog Local Loopback  "10" = Remote Loopback  "11" = Digital Loopback  Note: Internally pulled "Low" with a 50kΩ resistor.

1. This pin is an open-drain output that requires an external 10K $\Omega$  pull-up

## Experience Our Connectivity.

#### **BGA** SIGNAL NAME **LEAD TYPE DESCRIPTION** # µPCLK/ATAOS T13 Synchronous Microprocessor Clock/Automatic Transmit All Ones **Host Mode** This synchronous input clock is used as the internal master clock to the microprocessor interface when configured for in a synchronous mode. Hardware Mode This pin is used select an all ones signal to the line interface through TTIP/TRING any time that a loss of signal occurs. This feature is avaiable in Host mode by programming the appropriate global register. **Note:** Internally pulled "Low" with a $50k\Omega$ resistor. INT L16 Interrupt Output/Turns Ratio Select (External Impedance Mode) 0 **Host Mode** This signal is asserted "Low" when a change in alarm status occurs. Once the status registers have been read, the interrupt pin will return "High". GIE (Global Interrupt Enable) must be set "High" in the appropriate global register to enable interrupt generation. Notes:

#### JITTER ATTENUATOR

Signal Name	BGA LEAD#	Түре		DESCRIPTION							
JASEL0 JASEL1	A14 B13	I	JAS	Jitter Attenuator Select Pins Hardware Mode  JASEL[1:0] pins are used to place the jitter attenuator in the transmit path, the receive path or to disable it.							
				JASEL1	JASEL0	JA Path	JA B	JA BW Hz			
				JASELT	JASELU	JA Palli	T1	E1	FIFO Size		
				0	0	Disabled					
				0	1	Transmit	3	10	32/32		
				1 0 Receive 3 10 32/32							
				1 1 Receive 3 1.5 64/64							
			Not	HOTE: These pins are internally pulled "Low" with $50k\Omega$ resistors.							

2. Internally pulled "Low" with a  $50k\Omega$  resistor.

resistor.

#### **CLOCK SYNTHESIZER**

SIGNAL NAME	BGA LEAD#	Түре	DESCRIPTION
MCLKOUT	H1	0	Synthesized Master Clock Output  This signal is the output of the Master Clock Synthesizer PLL which is at T1 or E1 rate based upon the mode of operation.

SIGNAL NAME	BGA LEAD#	Түре				Desc	RIPTION				
MCLKT1	K1	I	T1 Master	r Clock In	put						
				This signal is an independent 1.544MHz clock for T1 systems with accuracy better than ±50ppm and duty cycle within 40% to 60%. MCLKT1 is used in the T1 mode.							
				<b>NOTE:</b> All channels must operate at the same clock rate, either T1, E1 or J1. This pin is internally pulled "Low" with a $50k\Omega$ resistor.							
MCLKE1	J1	ı	E1 Maste	r Clock In	put						
			A 2.048M 40% to 60 source av MCLKT1 i Note: Al	A 2.048MHz clock for with an accuracy of better than ±50ppm and a duty cycle of 40% to 60% can be provided at this pin. In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation.  *Note: All channels of the XRT83SH38 must be operated at the same clock rate, either T1, E1 or J1. This pin is internally pulled "Low" with a 50kΩ resistor.							
OLKOELO	4.0										
CLKSEL0 CLKSEL1	A8 B8	I	Hardware		for Maste	er Clock S	yntnesize	r			
CLKSEL2	C8				-	to a progra	ammahle fr	equency syl	nthesizer tl	nat can he	
OLNOLLZ	00							curate clock			
			the table		<i>MCLKRATE</i>	E is auton	natically g	enerated fro	om the sta	ate of the	
			EQC[4:0]	pins.						_	
			MCLKE1 kHz	MCLKT1 kHz	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	CLKOUT/ kHz		
			2048	2048	0	0	0	0	2048		
			2048	2048	0	0	0	1	1544		
			2048	1544	0	0	0	0	2048		
			1544	1544	0	0	1	1	1544		
			1544	1544	0	0	1	0	2048		
			2048	1544	0	0	1	1	1544		
			8	Х	0	1	0	0	2048		
			8	Х	0	1	0	1	1544		
			16	Х	0	1	1	0	2048		
			16	Х	0	1	1	1	1544		
			56	Х	1	0	0	0	2048		
			56	Х	1	0	0	1	1544		
			64	х	1	0	1	0	2048		
			64	х	1	0	1	1	1544		
			128	х	1	1	0	0	2048		
			128	х	1	1	0	1	1544		
			256	х	1	1	1	0	2048	1	
			256	х	1	1	1	1	1544		
			NOTE: Th	ese pins a	re internall	y pulled "L	ow" with a	50kΩ resist	or.	-	

#### ALARM FUNCTIONS/REDUNDANCY SUPPORT

SIGNAL NAME	BGA LEAD#	Түре	DESCRIPTION
GAUGE	J18	I	Twisted Pair Cable Wire Gauge Select  Hardware Mode Only  This pin is used to match the frequency characteristics according to the gauge of wire used in Telecom circuits. By default, the LIU is matched to 22 gauge or 24 gauge wire. To select 26 gauge, this pin must be pulled "High".  Note: Internally pulled "Low" with a 50kΩ resistor.
DMO0 DMO1 DMO2 DMO3 DMO4 DMO5 DMO6 DMO7	D5 D4 C15 C13 R5 P4 U17	0	Digital Monitor Output  When no transmit output pulse is detected for more than 128 TCLK cycles within the transmit output buffer, the DMO pin will go "High" for a minimum of one TCLK cycle. DMO will remain "High" until the transmitter sends a valid pulse.  Note: This pin can be used for redundancy applications to initiate an automatic switch to a backup card.
RESET	Т8	I	Hardware Reset Input Active low signal. When this pin is pulled "Low" for more than $10\mu S$ , the internal registers are set to their default state. See the register description for the default values.  Note: Internally pulled "High" with a $50K\Omega$ resistor.
SR/DR	K4	I	Single-Rail/Dual-Rail Data Format  Hardware Mode Only  This pin is used to control the data format on the facility side of the LIU to interface to a Framer or Mapper/ASIC device. By default, dual rail mode is selected which relies upon the Framer to handle the encoding/decoding functions. To select single rail mode, this pin must be pulled "High". If single rail mode is selected, the LIU can encode/decode AMI or B8ZS/HDB3 data formats.  Note: Internally pulled "Low" with a 50kΩ resistor.
RXTSEL	U11	I	Receiver Termination Select  Hardware Mode  This pin is used to select between the internal and external impedance modes for the receive path. By default, the receivers are configured for external impedance mode, which is ideal for redundancy applications without relays. To select internal impedance, this pin must be pulled "HIgh".  Host Mode  Internal/External impedance can be selected by programming the appropriate channel registers. However, to assist in redundancy applications, this pin can be used for a hard switch if the RxTCNTL bit is set "High" in the appropriate global register. If RxTCNTL is set "High", the individual RxTSEL register bits are ignored.  Note: This pin is internally pulled "Low" with a 50kΩ resistor.
TXTSEL	V11	I	Transmitter Termination Select  Hardware Mode  This pin is used to select between the internal and external impedance modes for the transmit path. By default, the receivers are configured for external impedance mode, which is ideal for redundancy applications without relays. To select internal impedance, this pin must be pulled "Hlgh".  Note: This pin is internally pulled "Low".

SIGNAL NAME	BGA LEAD#	Түре	DESCRIPTION				
TERSEL1	T11	I	Termination Impedance Select				
TERSEL0	R11		Hardware Mode Only				
			These pins are used to select the transmitter and receiver impedance. By default, the impedance is set to $100\Omega$ .				
			$"00" = 100\Omega$ $"01" = 110\Omega$				
			$"10" = 75\Omega$				
			$10 = 75\Omega$ $11" = 120\Omega$				
			<b>NOTE:</b> These pins are internally pulled "Low" with a $50k\Omega$ resistor.				
TEST	U12	I	Factory Test Mode				
			For normal operation, the TEST pin should be tied to ground.				
			<b>Note:</b> Internally pulled "Low" with a $50k\Omega$ resistor.				
ĪCT	V12	I	In Circuit Testing  When this pin is tied "Low", all output pins are forced to "High" impedance for in circuit testing.				
			<b>Note:</b> Internally pulled "High" with a 50K $\Omega$ resistor.				

REV. 1.0.7

#### **SERIAL PORT AND JTAG**

SIGNAL NAME	BGA LEAD#	Түре	DESCRIPTION		
SER_PAR	P18	I	Serial/Parallel Select Input (Host Mode Only) This pin is used in the Host mode to select between the parallel microprocessor or serial interface. By default, the Host mode operates in the parallel microprocessor mode. To configure the device for a serial interface, this pin must be pulled "High".  Note: Internally pulled "Low" with a $50k\Omega$ resistor.		
SCLK	T13	ı	Serial Clock Input (Host Mode Only)  If Pin SER_PAR is pulled "High", this input pin is used the timing reference the serial microprocessor interface. See the Microprocessor Section of datasheet for details.		
SDI	C10	ı	Serial Data Input (Host Mode Only)  If Pin SER_PAR is pulled "High", this input pin from the serial interface is to input the serial data for Read and Write operations. See the Microproce Section of this datasheet for details.		
SDO	R7	0	Serial Data Output (Host Mode Only)  If Pin SER_PAR is pulled "High", this output pin from the serial interface is used to read back the regsiter contents. See the Microprocessor Section of this datasheet for details.		
JTAGtip JTAGring	E18 B18		Analog JTAG Positive Pin Analog JTAG Negative Pin		
TDO	B1		Test Data Out This pin is used as the output data pin for the boundary scan chain.		
TDI	R1		Test Data In This pin is used as the input data pin for the boundary scan chain.		
TCK	N1		Test Clock Input This pin is used as the input clock source for the boundary scan chain.		
TMS	E1		Test Mode Select This pin is used as the input mode select for the boundary scan chain.		
NC	A1 A18 N18 P18 V1 V18	***	No Connect Pins		



## POWER AND GROUND

SIGNAL NAME	BGA LEAD#	Түре	DESCRIPTION
TGND0	D3	****	Transmitter Analog Ground
TGND1	F2		It's recommended that all ground pins of this device be tied together.
TGND2	E15		
TGND3	C17		
TGND4	R3		
TGND5	P3		
TGND6	T16		
TGND7	R16		
TVDD0	E4	****	Transmit Analog Power Supply (3.3V ±5%)
TVDD1	F4		TVDD can be shared with DVDD. However, it is recommended that TVDD be
TVDD2	F16		isolated from the analog power supply RVDD. For best results, use an internal
TVDD3	E17		power plane for isolation. If an internal power plane is not available, a ferrite
TVDD4	R4		bead can be used. Each power supply pin should be bypassed to ground through an external 0.1μF capacitor.
TVDD5	P1		tillough an external e. The capacitor.
TVDD6	N15		
TVDD7	P15		
RVDD0	C2	****	Receive Analog Power Supply (3.3V ±5%)
RVDD1	E5		RVDD should not be shared with other power supplies. It is recommended that
RVDD2	G16		RVDD be isolated from the digital power supply DVDD and the analog power
RVDD3	D16		supply TVDD. For best results, use an internal power plane for isolation. If an internal power plane is not available, a ferrite head can be used. Each power
RVDD4	V2		internal power plane is not available, a ferrite bead can be used. Each power supply pin should be bypassed to ground through an external 0.1µF capacitor.
RVDD5	N3		oupply pill official to appared to growing an engineer and engineer
RVDD6	N17		
RVDD7	U18		
RGND0	D2	****	Receiver Analog Ground
RGND1	G3		It's recommended that all ground pins of this device be tied together.
RGND2	G17		
RGND3	D17		
RGND4	T2		
RGND5	M2		
RGND6	M17		
RGND7	R17		
AVDD	K17	****	Analog Power Supply (3.3V ±5%)
	J3		AVDD should be isolated from the digital power supplies. For best results, use
	J2		an internal power plane for isolation. If an internal power plane is not available,
			a ferrite bead can be used. Each power supply pin should be bypassed to ground through at least one $0.1\mu F$ capacitor.
AGND	J17	****	Analog Ground
	K3		It's recommended that all ground pins of this device be tied together.
	L4		
		1	



#### REV. 1.0.7

SIGNAL NAME	BGA LEAD#	Түре	DESCRIPTION
DVDD	R9	****	Digital Power Supply (3.3V ±5%)
	U10		DVDD should be isolated from the analog power supplies. For best results, use
	K18		an internal power plane for isolation. If an internal power plane is not available,
	D9		a ferrite bead can be used. Every two DVDD power supply pins should be bypassed to ground through at least one 0.1μF capacitor.
	D10	bypassed to ground unough at least one of the capacitor.	bypassed to ground through at least one of the capacitor.
	K15		
	A9		
	J4		
DGND	R8	****	Digital Ground
	Т9		It's recommended that all ground pins of this device be tied together.
	H17		
	В9		
	D8		
	C9		
	G15		
	K2		

#### **FUNCTIONAL DESCRIPTION**

The XRT83SH38 is a fully integrated 8-channel short-haul line interface unit (LIU) that operates from a single 3.3V power supply. Using internal termination, the LIU provides one bill of materials to operate in T1, E1, or J1 mode with minimum external components. The LIU features are programmed through a standard microprocessor interface or controlled through Hardware mode. EXAR's LIU has patented high impedance circuits that allow the transmitter outputs and receiver inputs to be high impedance when experiencing a power failure or when the LIU is powered off. Key design features within the LIU optimize 1:1 or 1+1 redundancy and non-intrusive monitoring applications to ensure reliability without using relays. The on-chip clock synthesizer generates T1/E1/J1 clock rates from a selectable external clock frequency and outputs a clock reference of the line rate chosen. Additional features include RLOS, a 16-bit LCV counter for each channel, AIS, QRSS generation/detection, Network Loop Code generation/detection, TAOS, DMO, and diagnostic loopback modes.

#### 1.0 HARDWARE MODE VS HOST MODE

The LIU supports a parallel or (serial) microprocessor interface (Host mode) for programming the internal features, or a Hardware mode that can be used to configure the device.

#### 1.1 Feature Differences in Hardware Mode

Some features within the Hardware mode are not supported on a per channel basis. The differences between Hardware mode and Host mode are descibed below in Table 1.

TABLE 1: DIFFERENCES BETWEEN HARDWARE MODE AND HOST MODE

		+
FEATURE	HOST MODE	HARDWARE MODE
Tx Test Patterns	Fully Supported	QRSS diagnostic patterns are not available in Hardware mode. The TAOS feature is available.
RxRES[1:0]	Per Channel	In Hardware mode, RxRES[1:0] is a global setting that applies to all channels.
TERSEL[1:0]	Per Channel	In Hardware mode, TERSEL[1:0] is a global setting that applies to all channels.
EQC[4:0]	Per Channel	In Hardware mode, the EQC[4:0] is a global setting that applies to all channels.
		<b>Note:</b> In Host mode, all channels have to operate at one line rate T1 or E1, however each channel can have an individual line build out.
Dual Loopback	Fully Supported	In Hardware mode, dual loopback mode is not supported. Remote, Analog local, and digital loopback modes are available.
JASEL[1:0]	Per Channel	In Hardware mode, the jitter attenuator selection is a global setting that applies to all channels.
RxTSEL	Per Channel	In Hardware mode, the receive termination select is a global setting that applies to all channels.
TxTSEL	Per Channel	In Hardware mode, the transmit termination select is a global setting that applies to all channels.

#### 2.0 MASTER CLOCK GENERATOR

Using a variety of external clock sources, the on-chip frequency synthesizer generates the T1 (1.544MHz) or E1 (2.048MHz) master clocks necessary for the transmit pulse shaping and receive clock recovery circuit. There are two master clock inputs MCLKE1 and MCLKT1. In systems where both T1 and E1 master clocks are available these clocks can be connected to the respective pins. All channels of a given XRT83SH38 must be operated at the same clock rate, either T1, E1 or J1 modes. In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. T1 or E1 master clocks can be generated from 8kHz, 16kHz, 56kHz, 64kHz, 128kHz and 256kHz external clocks under the control of CLKSEL[2:0] inputs according to EQC[4:0] determine the T1/E1 operating mode. See for details.

FIGURE 3. TWO INPUT CLOCK SOURCE





FIGURE 4. ONE INPUT CLOCK SOURCE



**TABLE 2: MASTER CLOCK GENERATOR** 

MCLKE1 ĸHz	MCLKT1 KHz	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	MASTER CLOCK KHZ
2048	2048	0	0	0	0	2048
2048	2048	0	0	0	1	1544
2048	1544	0	0	0	0	2048
1544	1544	0	0	1	1	1544
1544	1544	0	0	1	0	2048
2048	1544	0	0	1	1	1544
8	х	0	1	0	0	2048
8	х	0	1	0	1	1544




TABLE 2: MASTER CLOCK GENERATOR

MCLKE1 ĸHz	MCLKT1 KHz	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	MASTER CLOCK KHZ
16	Х	0	1	1	0	2048
16	х	0	1	1	1	1544
56	х	1	0	0	0	2048
56	х	1	0	0	1	1544
64	х	1	0	1	0	2048
64	х	1	0	1	1	1544
128	х	1	1	0	0	2048
128	х	1	1	0	1	1544
256	х	1	1	1	0	2048
256	х	1	1	1	1	1544

#### 3.0 RECEIVE PATH LINE INTERFACE

The receive path of the XRT83SH38 LIU consists of 8 independent T1/E1/J1 receivers. The following section describes the complete receive path from RTIP/RRING inputs to RCLK/RPOS/RNEG outputs. A simplified block diagram of the receive path is shown in Figure 5.

FIGURE 5. SIMPLIFIED BLOCK DIAGRAM OF THE RECEIVE PATH



#### 3.1 Line Termination (RTIP/RRING)

#### 3.1.1 CASE 1: Internal Termination

The input stage of the receive path accepts standard T1/E1/J1 twisted pair or E1 coaxial cable inputs through RTIP and RRING. The physical interface is optimized by placing the terminating impedance inside the LIU. This allows one bill of materials for all modes of operation reducing the number of external components necessary in system design. The receive termination impedance is selected by programming TERSEL[1:0] to match the line impedance. Selecting the internal impedance is shown in Table 3.


TABLE 3: SELECTING THE INTERNAL IMPEDANCE

TERSEL[1:0]	RECEIVE TERMINATION
0h (00)	100Ω
1h (01)	110Ω
2h (10)	75Ω
3h (11)	120Ω

REV. 1.0.7

The XRT83SH38 has the ability to switch the internal termination to "High" impedance by programming RxTSEL in the appropriate channel register. For internal termination, set RxTSEL to "1". By default, RxTSEL is set to "0" ("High" impedance). For redundancy applications, a dedicated hardware pin (RxTSEL) is also available to control the receive termination for all channels simultaneously. This hardware pin takes priority over the register setting if RxTCNTL is set to "1" in the appropriate global register. If RxTCNTL is set to "0", the state of this pin is ignored. See Figure 6 for a typical connection diagram using the internal termination.

FIGURE 6. TYPICAL CONNECTION DIAGRAM USING INTERNAL TERMINATION



#### 3.1.2 CASE 2: Internal Termination With One External Fixed Resistor for All Modes

Along with the internal termination, a high precision external fixed resistor can be used to optimize the return loss. This external resistor can be used for all modes of operation ensuring one bill of materials. There are three resistor values that can be used by setting the RxRES[1:0] bits in the appropriate channel register. Selecting the value for the external fixed resistor is shown in Table 4.


TABLE 4: SELECTING THE VALUE OF THE EXTERNAL FIXED RESISTOR

RxRES[1:0]	EXTERNAL FIXED RESISTOR
0h (00)	None
1h (01)	240Ω
2h (10)	210Ω
3h (11)	150Ω

By default, RxRES[1:0] is set to "None" for no external fixed resistor. If an external fixed resistor is used, the XRT83SH38 uses the parallel combination of the external fixed resistor and the internal termination as the input impedance. See Figure 7 for a typical connection diagram using the external fixed resistor.

Note: Without the external resistor, the XRT83SH38 meets all return loss specifications. This mode was created to add flexibility for optimizing return loss by using a high precision external resistor.

FIGURE 7. TYPICAL CONNECTION DIAGRAM USING ONE EXTERNAL FIXED RESISTOR



#### 3.2 Clock and Data Recovery

The receive clock (RCLK) is recovered by the clock and data recovery circuitry. An internal PLL locks on the incoming data stream and outputs a clock that's in phase with the incoming signal. This allows for multichannel T1/E1/J1 signals to arrive from different timing sources and remain independent. In the absence of an incoming signal, RCLK maintains its timing by using the internal master clock as its reference. The recovered