



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



GENERAL DESCRIPTION

The XRT83SL38 is a fully integrated Octal (eight channel) short-haul line interface unit for T1 (1.544Mbps) 100 Ω , E1 (2.048Mbps) 75 Ω or 120 Ω , or J1 110 Ω applications.

In T1 applications, the XRT83SL38 can generate five transmit pulse shapes to meet the short-haul Digital Cross-Connect (DSX-1) template requirements. It also provides programmable transmit pulse generators for each channel that can be used for output pulse shaping allowing performance improvement over a wide variety of conditions (The arbitrary pulse generators are available in both T1 and E1 modes).

The XRT83SL38 provides both a parallel **Host** microprocessor interface as well as a **Hardware** mode for programming and control.

Both the B8ZS and HDB3 encoding and decoding functions are selectable as well as AMI. An on-chip crystal-less jitter attenuator with a 32 or 64 bit FIFO can be placed either in the receive or the transmit path with loop bandwidths of less than 3Hz. The

XRT83SL38 provides a variety of loop-back and diagnostic features as well as transmit driver short circuit detection and receive loss of signal monitoring. It supports internal impedance matching for 75 Ω , 100 Ω , 110 Ω and 120 Ω for both transmitter and receiver. In the absence of the power supply, the transmit outputs and receive inputs are tri-stated allowing for redundancy applications. The chip includes an integrated programmable clock multiplier that can synthesize T1 or E1 master clocks from a variety of external clock sources.

APPLICATIONS

- T1 Digital Cross-Connects (DSX-1)
- ISDN Primary Rate Interface
- CSU/DSU E1/T1/J1 Interface
- T1/E1/J1 LAN/WAN Routers
- Public switching Systems and PBX Interfaces
- T1/E1/J1 Multiplexer and Channel Banks

Features (See Page 2)

FIGURE 1. BLOCK DIAGRAM OF THE XRT83SL38 T1/E1/J1 LIU (HOST MODE)





FIGURE 2. BLOCK DIAGRAM OF THE XRT83SL38 T1/E1/J1 LIU (HARDWARE MODE)



FEATURES

- Fully integrated eight channel short-haul transceivers for E1, T1 or J1 applications
- Programmable Transmit Pulse Shaper for E1, T1 or J1 short-haul interfaces
- Five fixed transmit pulse settings for T1 short-haul applications plus a fully programmable waveform generator for transmit output pulse shaping available for both T1 and E1 modes
- Selectable receiver sensitivity from 0 to 36dB cable loss
- Receive monitor mode handles 0 to 29dB resistive attenuation along with 0 to 6dB of cable attenuation for E1 and 0 to 3dB of cable attenuation for T1 modes
- Supports 75Ω and 120Ω (E1), 100Ω (T1) and 110Ω (J1) applications
- Internal and/or external impedance matching for 75Ω, 100Ω, 110Ω and 120Ω
- Tri-State transmit output and receive input capability for redundancy applications
- Provides High Impedance for Tx and Rx during power off
- Transmit return loss meets or exceeds ETSI 300-166 standard
- On-chip digital clock recovery circuit for high input jitter tolerance
- Crystal-less digital jitter attenuator with 32-bit or 64-bit FIFO selectable either in transmit or receive path
- On-chip frequency multiplier generates T1 or E1 Master clocks from variety of external clock sources
- High receiver interference immunity
- On-chip transmit short-circuit protection and limiting, and driver fail monitor output (DMO)
- Receive loss of signal (RLOS) output
- On-chip HDB3/B8ZS/AMI encoder/decoder functions
- QRSS pattern generator and detection for testing and monitoring

- Error and Bipolar Violation Insertion and Detection
- Receiver Line Attenuation Indication Output in 1dB steps
- Network Loop-Code Detection for automatic Loop-Back Activation/Deactivation
- Transmit All Ones (TAOS) and In-Band Network Loop Up and Down code generators
- Supports Local Analog, Remote, Digital and Dual Loop-Back Modes
- Meets or exceeds T1 and E1 short-haul network access specifications in ITU G.703, G.775, G.736 and G.823; TR-TSY-000499; ANSI T1.403 and T1.408; ETSI 300-166 and AT&T Pub 62411
- Supports both **Hardware** and **Host** (parallel Microprocessor) interface for programming
- Programmable Interrupt
- Low power dissipation
- Logic inputs accept either 3.3V or 5V levels
- Single 3.3V Supply Operation
- 225 ball BGA package
- -40°C to +85°C Temperature Range

ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT83SL38IB	225 Ball BGA	-40°C to +85°C

A	NC1	RNEG_0	TCLK_1	TPOS_1	TAOS_2	RDY_DTACK	ALE_AS	CLKSEL0	DVDD	A[1]	A[3]	A[7]	TXON_0	JASEL0	TCLK_2	RLOS_3	RCLK_3	NC4
B	NC5	RPOS_0	RCLK_0	TCLK_0	TNEG_1	TAOS_1	CS	CLKSEL1	DGND	A[2]	A[6]	TX0N_3	JASEL1	TPOS_2	TNEG_3	RNEG_3	RPOS_3	NC12
C	RTIP_0	RVDD_0	RLOS_0	TNEG_0	TPOS_0	TAOS_3	RD_DS	CLKSEL2	DGND_PDR	A[0]	A[5]	TXON_2	DMO_3	TCLK_3	DMO_2	TTIP_3	TGND_3	RTIP_3
D	RRING_0	RGND_0	TGND_0	DMO_1	DMO_0	TAOS_0	WR_RW	DGND_DR	DVDD_DR	DVDD_PDR	A[4]	TXON_1	TNEG_2	TPOS_3	RPOS_2	RVDDD_3	RGND_3	RRING_3
E	NC6	TRING_O	TTIP_0	TVDD_0	RVDD_1	XRT83SL38 (Top View) 225 Ball BGA									TGND_2	TRING_3	TVDD_3	NC11
F	RRING_1	TGND_1	TRING_1	TVDD_1	TRING_2										TVDD_2	TTIP_2	RRING_2	
G	RTIP_1	RPOS_1	RGND_1	TTIP_1	DGND_DR										RVDD_2	RGND_2	RTIP_2	
H	MCLKOUT	RNEG_1	RCLK_1	RLOS_1	RLOS_2										RCLK_2	DGND_μP	RNEG_2	
J	MCLKE1	VDDPLL_2	VDDPLL_1	DVDD_DR	RLOS_6										PTS1	AGND_BIAS	GAUGE	
K	MCLKT1	DGND_DR	GNDPLL_1	SR_DR	DVDD_DR										RXON	AVDD_BIAS	DVDDD_μP	
L	RTIP_5	RLOS_5	RCLK_5	GNDPLL_2	PTS2										INT	RPOS_6	RTIP_6	
M	RRING_5	RGND_5	RPOS_5	RNEG_5	RCLK_6										RNEG_6	RGND_6	RRING_6	
N	NC7	TTIP_5	RVDD_5	TRING_5	TVDD_6										TTIP_6	RVDD_6	NC10	
P	TVDD_5	TRING_4	TGND_5	DMO_5	TVDD_7										TTIP_7	TRING_7	NC9	
R	NC8	TTIP_4	TGND_4	TVDD_4	DMO_4	TAOS_7	D[0]	DGND_PDR	DVDD_DR	RXRES1	TERSEL0	TXON_6	TXON_7	TNEG_7	TRING_6	TGND_7	RGND_7	RRING_7
T	RRING_4	RGND_4	TCLK_4	RNEG_4	TCLK_5	TAOS_4	D[7]	RESET	DGND_DR	HW_HOST	TERSEL1	RXMUTE	μPCLK	TPOS_7	RLOS_7	TGND_6	RPOS_7	RTIP_7
U	RTIP_4	RPOS_4	RCLK_4	TNEG_4	TPOS_5	TAOS_5	D[6]	D[2]	D[1]	DVDD_PDR	RXTSEL	TEST	TXON_5	TNEG_6	TCLK_7	RCLK_7	DMO_6	RVDD_7
V	NC2	RVDD_4	RLOS_4	TPOS_4	TNEG_5	TAOS_6	D[5]	D[4]	D[3]	RXRES0	TXTSEL	ICT	TXON_4	DMO_7	TPOS_6	TCLK_6	RNEG_7	NC3
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18

XRT83SL38

(Top View)

225 Ball BGA

TABLE OF CONTENTS

GENERAL DESCRIPTION	1
APPLICATIONS	1
<i>Figure 1. Block Diagram of the XRT83SL38 T1/E1/J1 LIU (Host Mode)</i>	<i>1</i>
<i>Figure 2. Block Diagram of the XRT83SL38 T1/E1/J1 LIU (Hardware Mode)</i>	<i>2</i>
FEATURES	2
ORDERING INFORMATION	3
TABLE OF CONTENTS	1
PIN DESCRIPTION BY FUNCTION	6
RECEIVE SECTIONS	6
TRANSMITTER SECTIONS	8
MICROPROCESSOR INTERFACE	12
JITTER ATTENUATOR	15
CLOCK SYNTHESIZER	15
ALARM FUNCTIONS/REDUNDANCY SUPPORT	17
POWER AND GROUND	20
PINS ONLY AVAILABLE IN BGA PACKAGE	22
FUNCTIONAL DESCRIPTION	23
MASTER CLOCK GENERATOR	23
<i>Figure 3. Two Input Clock Source</i>	<i>23</i>
<i>Figure 4. One Input Clock Source</i>	<i>23</i>
TABLE 1: MASTER CLOCK GENERATOR	24
RECEIVER	24
RECEIVER INPUT	24
RECEIVE MONITOR MODE	25
RECEIVER LOSS OF SIGNAL (RLOS)	25
<i>Figure 5. Simplified Diagram of -15dB T1/E1 Short Haul Mode and RLOS Condition</i>	<i>25</i>
<i>Figure 6. Simplified Diagram of -29dB T1/E1 Gain Mode and RLOS Condition</i>	<i>26</i>
RECEIVE HDB3/B8ZS DECODER	26
RECOVERED CLOCK (RCLK) SAMPLING EDGE	26
<i>Figure 7. Receive Clock and Output Data Timing</i>	<i>26</i>
JITTER ATTENUATOR	27
GAPPED CLOCK (JA MUST BE ENABLED IN THE TRANSMIT PATH)	27
TABLE 2: MAXIMUM GAP WIDTH FOR MULTIPLEXER/MAPPER APPLICATIONS	27
ARBITRARY PULSE GENERATOR FOR T1 AND E1	28
<i>Figure 8. Arbitrary Pulse Segment Assignment</i>	<i>28</i>
TRANSMITTER	28
DIGITAL DATA FORMAT	28
TRANSMIT CLOCK (TCLK) SAMPLING EDGE	28
<i>Figure 9. Transmit Clock and Input Data Timing</i>	<i>29</i>
TRANSMIT HDB3/B8ZS ENCODER	29
TABLE 3: EXAMPLES OF HDB3 ENCODING	29
TABLE 4: EXAMPLES OF B8ZS ENCODING	29
DRIVER FAILURE MONITOR (DMO)	29
TRANSMIT PULSE SHAPER & LINE BUILD OUT (LBO) CIRCUIT	30
TABLE 5: RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS	30
TRANSMIT AND RECEIVE TERMINATIONS	31
RECEIVER (CHANNELS 0 - 7)	31
Internal Receive Termination Mode	31
TABLE 6: RECEIVE TERMINATION CONTROL	31
<i>Figure 10. Simplified Diagram for the Internal Receive and Transmit Termination Mode</i>	<i>31</i>
TABLE 7: RECEIVE TERMINATIONS	33
<i>Figure 11. Simplified Diagram for T1 in the External Termination Mode (RXTSEL= 0)</i>	<i>33</i>

Figure 12. Simplified Diagram for E1 in External Termination Mode (RXTSEL= 0)	34
TRANSMITTER (CHANNELS 0 - 7)	34
Transmit Termination Mode	34
TABLE 8: TRANSMIT TERMINATION CONTROL	34
TABLE 9: TERMINATION SELECT CONTROL	34
External Transmit Termination Mode	34
TABLE 10: TRANSMIT TERMINATION CONTROL	35
TABLE 11: TRANSMIT TERMINATIONS	35
REDUNDANCY APPLICATIONS	35
TYPICAL REDUNDANCY SCHEMES	36
Figure 13. Simplified Block Diagram of the Transmit Section for 1:1 & 1+1 Redundancy	37
Figure 14. Simplified Block Diagram - Receive Section for 1:1 and 1+1 Redundancy	37
Figure 15. Simplified Block Diagram - Transmit Section for N+1 Redundancy	38
Figure 16. Simplified Block Diagram - Receive Section for N+1 Redundancy	39
PATTERN TRANSMIT AND DETECT FUNCTION	40
TABLE 12: PATTERN TRANSMISSION CONTROL	40
TRANSMIT ALL ONES (TAOS)	40
NETWORK LOOP CODE DETECTION AND TRANSMISSION	40
TABLE 13: LOOP-CODE DETECTION CONTROL	40
TRANSMIT AND DETECT QUASI-RANDOM SIGNAL SOURCE (TDQRSS)	41
LOOP-BACK MODES	42
TABLE 14: LOOP-BACK CONTROL IN HARDWARE MODE	42
TABLE 15: LOOP-BACK CONTROL IN HOST MODE	42
LOCAL ANALOG LOOP-BACK (ALoop)	43
Figure 17. Local Analog Loop-back signal flow	43
REMOTE LOOP-BACK (RLoop)	43
Figure 18. Remote Loop-back mode with jitter attenuator selected in receive path	43
Figure 19. Remote Loop-back mode with jitter attenuator selected in Transmit path	44
DIGITAL LOOP-BACK (DLoop)	44
Figure 20. Digital Loop-back mode with jitter attenuator selected in Transmit path	44
DUAL LOOP-BACK	45
Figure 21. Signal flow in Dual loop-back mode	45
MICROPROCESSOR PARALLEL INTERFACE	46
TABLE 16: MICROPROCESSOR INTERFACE SIGNAL DESCRIPTION	46
MICROPROCESSOR REGISTER TABLES	47
TABLE 17: MICROPROCESSOR REGISTER ADDRESS	47
TABLE 18: MICROPROCESSOR REGISTER BIT DESCRIPTION	47
MICROPROCESSOR REGISTER DESCRIPTIONS	51
TABLE 19: MICROPROCESSOR REGISTER #0, BIT DESCRIPTION	51
TABLE 20: MICROPROCESSOR REGISTER #1, BIT DESCRIPTION	52
TABLE 21: MICROPROCESSOR REGISTER #2, BIT DESCRIPTION	54
TABLE 22: MICROPROCESSOR REGISTER #3, BIT DESCRIPTION	56
TABLE 23: MICROPROCESSOR REGISTER #4, BIT DESCRIPTION	58
TABLE 24: MICROPROCESSOR REGISTER #5, BIT DESCRIPTION	59
TABLE 25: MICROPROCESSOR REGISTER #6, BIT DESCRIPTION	61
TABLE 26: MICROPROCESSOR REGISTER #7, BIT DESCRIPTION	62
TABLE 27: MICROPROCESSOR REGISTER #8, BIT DESCRIPTION	63
TABLE 28: MICROPROCESSOR REGISTER #9, BIT DESCRIPTION	63
TABLE 29: MICROPROCESSOR REGISTER #10, BIT DESCRIPTION	64
TABLE 30: MICROPROCESSOR REGISTER #11, BIT DESCRIPTION	64
TABLE 31: MICROPROCESSOR REGISTER #12, BIT DESCRIPTION	65
TABLE 32: MICROPROCESSOR REGISTER #13, BIT DESCRIPTION	65
TABLE 33: MICROPROCESSOR REGISTER #14, BIT DESCRIPTION	66
TABLE 34: MICROPROCESSOR REGISTER #15, BIT DESCRIPTION	66
TABLE 35: MICROPROCESSOR REGISTER #128, BIT DESCRIPTION	67

CLOCK SELECT REGISTER	68
<i>Figure 22. Register 0x81h Sub Registers</i>	<i>68</i>
TABLE 36: MICROPROCESSOR REGISTER #129, BIT DESCRIPTION	69
TABLE 37: MICROPROCESSOR REGISTER #130, BIT DESCRIPTION	70
TABLE 38: MICROPROCESSOR REGISTER #131, BIT DESCRIPTION	72
TABLE 39: MICROPROCESSOR REGISTER #192, BIT DESCRIPTION	73
ELECTRICAL CHARACTERISTICS	74
TABLE 40: ABSOLUTE MAXIMUM RATINGS	74
TABLE 41: DC DIGITAL INPUT AND OUTPUT ELECTRICAL CHARACTERISTICS	74
TABLE 42: XRT83SL38 POWER CONSUMPTION	74
TABLE 43: E1 RECEIVER ELECTRICAL CHARACTERISTICS	75
TABLE 44: T1 RECEIVER ELECTRICAL CHARACTERISTICS	76
TABLE 45: E1 TRANSMIT RETURN LOSS REQUIREMENT	76
TABLE 46: E1 TRANSMITTER ELECTRICAL CHARACTERISTICS	76
TABLE 47: T1 TRANSMITTER ELECTRICAL CHARACTERISTICS	77
<i>Figure 23. ITU G.703 Pulse Template</i>	<i>78</i>
TABLE 48: TRANSMIT PULSE MASK SPECIFICATION	78
<i>Figure 24. DSX-1 Pulse Template (normalized amplitude)</i>	<i>79</i>
TABLE 49: DSX1 INTERFACE ISOLATED PULSE MASK AND CORNER POINTS	79
TABLE 50: AC ELECTRICAL CHARACTERISTICS	80
<i>Figure 25. Transmit Clock and Input Data Timing</i>	<i>80</i>
<i>Figure 26. Receive Clock and Output Data Timing</i>	<i>81</i>
MICROPROCESSOR INTERFACE I/O TIMING	82
Intel Interface Timing - Asynchronous	82
<i>Figure 27. Intel Asynchronous Programmed I/O Interface Timing</i>	<i>82</i>
TABLE 51: ASYNCHRONOUS MODE 1 - INTEL 8051 AND 80188 INTERFACE TIMING	82
Motorola Asynchronous Interface Timing	83
<i>Figure 28. Motorola 68K Asynchronous Programmed I/O Interface Timing</i>	<i>83</i>
TABLE 52: ASYNCHRONOUS - MOTOROLA 68K - INTERFACE TIMING SPECIFICATION	83
<i>Figure 29. Microprocessor Interface Timing - Reset Pulse Width</i>	<i>83</i>
225 BALL PLASTIC BALL GRID ARRAY (BOTTOM VIEW)	84
(19.0 x 19.0 x 1.0MM)	84
ORDERING INFORMATION	85
REVISIONS	86

PIN DESCRIPTION BY FUNCTION

RECEIVE SECTIONS

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION
RLOS_0	C3	O	Receiver Loss of Signal for Channel_0: This output signal goes "High" for at least one RCLK_0 cycle to indicate loss of signal at the receive 0 input. RLOS will remain "High" for the entire duration of the Loss of Signal detected by the receiver logic. SEE "RECEIVER LOSS OF SIGNAL (RLOS)" ON PAGE 25.
RLOS_1	H4		Receiver Loss of Signal for Channel _1
RLOS_2	H15		Receiver Loss of Signal for Channel _2
RLOS_3	A16		Receiver Loss of Signal for Channel _3
RLOS_4	V3		Receiver Loss of Signal for Channel _4
RLOS_5	L2		Receiver Loss of Signal for Channel _5
RLOS_6	J15		Receiver Loss of Signal for Channel _6
RLOS_7	T15		Receiver Loss of Signal for Channel _7
RCLK_0	B3	O	Receiver Clock Output for Channel _0
RCLK_1	H3		Receiver Clock Output for Channel _1
RCLK_2	H16		Receiver Clock Output for Channel _2
RCLK_3	A17		Receiver Clock Output for Channel _3
RCLK_4	U3		Receiver Clock Output for Channel _4
RCLK_5	L3		Receiver Clock Output for Channel _5
RCLK_6	M15		Receiver Clock Output for Channel _6
RCLK_7	U16		Receiver Clock Output for Channel _7
RNEG_0	A2	O	Receiver Negative Data Output for Channel_0 - Dual-Rail mode This signal is the receive negative-rail output data.
LCV_0	A2		Line Code Violation Output for Channel_0 - Single-Rail mode This signal goes "High" for one RCLK_0 cycle to indicate a code violation is detected in the received data of Channel _0. If AMI coding is selected, every bipolar violation received will cause this pin to go "High".
RNEG_1	H2		Receiver Negative Data Output for Channel _1
LCV_1			Line Code Violation Output for Channel _1
RNEG_2	H18		Receiver Negative Data Output for Channel _2
LCV_2			Line Code Violation Output for Channel _2
RNEG_3	B16		Receiver Negative Data Output for Channel _3
LCV_3			Line Code Violation Output for Channel _3
RNEG_4	T4		Receiver Negative Data Output for Channel _4
LCV_4			Line Code Violation Output for Channel _4
RNEG_5	M4		Receiver Negative Data Output for Channel _5
LCV_5			Line Code Violation Output for Channel _5
RNEG_6	M16		Receiver Negative Data Output for Channel _6
LCV_6			Line Code Violation Output for Channel _6
RNEG_7	V17		Receiver Negative Data Output for Channel _7
LCV_7			Line Code Violation Output for Channel _7

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION
RPOS_0	B2	O	Receiver Positive Data Output for Channel _0 - Dual-Rail mode This signal is the receive positive-rail output data sent to the Framer.
RDATA_0	B2		Receiver NRZ Data Output for Channel _0 - Single-Rail mode This signal is the receive output data.
RPOS_1	G2		Receiver Positive Data Output for Channel _1
RDATA_1			Receiver NRZ Data Output for Channel _1
RPOS_2	D15		Receiver Positive Data Output for Channel _2
RDATA_2			Receiver NRZ Data Output for Channel _2
RPOS_3	B17		Receiver Positive Data Output for Channel _3
RDATA_3			Receiver NRZ Data Output for Channel _3
RPOS_4	U2		Receiver Positive Data Output for Channel _4
RDATA_4			Receiver NRZ Data Output for Channel _4
RPOS_5	M3		Receiver Positive Data Output for Channel _5
RDATA_5			Receiver NRZ Data Output for Channel _5
RPOS_6	L17		Receiver Positive Data Output for Channel _6
RDATA_6			Receiver NRZ Data Output for Channel _6
RPOS_7	T17		Receiver Positive Data Output for Channel _7
RDATA_7			Receiver NRZ Data Output for Channel _7
RTIP_0	C1	I	Receiver Differential Tip Input for Channel _0 Positive differential receive input from the line
RTIP_1	G1		Receiver Differential Tip Input for Channel _1
RTIP_2	G18		Receiver Differential Tip Input for Channel _2
RTIP_3	C18		Receiver Differential Tip Input for Channel _3
RTIP_4	U1		Receiver Differential Tip Input for Channel _4
RTIP_5	L1		Receiver Differential Tip Input for Channel _5
RTIP_6	L18		Receiver Differential Tip Input for Channel _6
RTIP_7	T18		Receiver Differential Tip Input for Channel _7
RRING_0	D1	I	Receiver Differential Ring Input for Channel _0 Negative differential receive input from the line
RRING_1	F1		Receiver Differential Ring Input for Channel _1
RRING_2	F18		Receiver Differential Ring Input for Channel _2
RRING_3	D18		Receiver Differential Ring Input for Channel _3
RRING_4	T1		Receiver Differential Ring Input for Channel _4
RRING_5	M1		Receiver Differential Ring Input for Channel _5
RRING_6	M18		Receiver Differential Ring Input for Channel _6
RRING_7	R18		Receiver Differential Ring Input for Channel _7
RXMUTE	T12	I	Receive Data Muting When a LOS condition occurs, the outputs RPOS_n/RNEG_n will be muted, (forced to ground) to prevent data chattering. Tie this pin "Low" to disable the muting function. NOTES: 1. This pin is internally pulled "High" with a 50kΩ resistor. 2. In Hardware mode , all receive channels share the same RXMUTE control function.

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION															
RXRES1 RXRES0	R10 V10	I	Receive External Resistor Control Pins - Hardware mode Receive External Resistor Control Pin 1: Receive External Resistor Control Pin 0: These pins determine the value of the external Receive fixed resistor according to the following table: <table><tr><th>RXRES1</th><th>RXRES0</th><th>Required Fixed External RX Resistor</th></tr><tr><td>0</td><td>0</td><td>No External Fixed Resistor</td></tr><tr><td>0</td><td>1</td><td>240Ω</td></tr><tr><td>1</td><td>0</td><td>210Ω</td></tr><tr><td>1</td><td>1</td><td>150Ω</td></tr></table> NOTE: These pins are internally pulled “Low” with a 50kΩ resistor.	RXRES1	RXRES0	Required Fixed External RX Resistor	0	0	No External Fixed Resistor	0	1	240Ω	1	0	210Ω	1	1	150Ω
RXRES1	RXRES0	Required Fixed External RX Resistor																
0	0	No External Fixed Resistor																
0	1	240Ω																
1	0	210Ω																
1	1	150Ω																
RCLKE μPTS1	J16 J16	I	Receive Clock Edge - Hardware mode Set this pin “High” to sample RPOS_N/RNEG_n on the falling edge of RCLK_n. With this pin tied “Low”, output data are updated on the rising edge of RCLK_n. Microprocessor Type Select Input pin 1 - Host mode This pin along with μPTS2 (pin 128) is used to select the microprocessor type. SEE”MICROPROCESSOR TYPE SELECT INPUT PINS - HOST MODE:” ON PAGE 13. NOTE: This pin is internally pulled “Low” with a 50kΩ resistor.															

TRANSMITTER SECTIONS

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION
TCLK_E μPTS2	L15 L15	I	Transmit Clock Edge - Hardware mode Set this pin "High" to sample transmit input data on the rising edge of TCLK_n. With this pin tied "Low", input data are sampled on the falling edge of TCLK_n. Microprocessor Type Select Input pin 2 - Host mode This pin along with μPTS1 (pin 133) selects the microprocessor type. SEE "MICROPROCESSOR TYPE SELECT INPUT PINS - HOST MODE:" ON PAGE 13. <i>NOTE: This pin is internally pulled "Low" with a 50kΩ resistor.</i>
TTIP_0 TTIP_1 TTIP_2 TTIP_3 TTIP_4 TTIP_5 TTIP_6 TTIP_7	E3 G4 F17 C16 R2 N2 N16 P16	O	Transmitter Tip Output for Channel_0 Positive differential transmit output to the line. Transmitter Tip Output for Channel_1 Transmitter Tip Output for Channel_2 Transmitter Tip Output for Channel_3 Transmitter Tip Output for Channel_4 Transmitter Tip Output for Channel_5 Transmitter Tip Output for Channel_6 Transmitter Tip Output for Channel_7

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION
TRING_0	E2	O	Transmitter Ring Output for Channel _0 Negative differential transmit output to the line.
TRING_1	F3		Transmitter Ring Output for Channel _1
TRING_2	F15		Transmitter Ring Output for Channel _2
TRING_3	E16		Transmitter Ring Output for Channel _3
TRING_4	P2		Transmitter Ring Output for Channel _4
TRING_5	N4		Transmitter Ring Output for Channel _5
TRING_6	R15		Transmitter Ring Output for Channel _6
TRING_7	P17		Transmitter Ring Output for Channel _7
TPOS_0	C5	I	Transmitter Positive Data Input for Channel _0 - Dual-Rail mode This signal is the positive-rail input data for transmitter 0.
TDATA_0			Transmitter 0 Data Input - Single-Rail mode This pin is used as the NRZ input data for transmitter 0.
TPOS_1	A4		Transmitter Positive Data Input for Channel _1
TDATA_1			Transmitter 1 Data Input
TPOS_2	B14		Transmitter Positive Data Input for Channel _2
TDATA_2			Transmitter 2 Data Input
TPOS_3	D14		Transmitter Positive Data Input for Channel _3
TDATA_3			Transmitter 3 Data Input
TPOS_4	V4		Transmitter Positive Data Input for Channel _4
TDATA_4			Transmitter 4 Data Input
TPOS_5	U5		Transmitter Positive Data Input for Channel _5
TDATA_5			Transmitter 5 Data Input
TPOS_6	V15		Transmitter Positive Data Input for Channel _6
TDATA_6			Transmitter 6 Data Input
TPOS_7	T14		Transmitter Positive Data Input for Channel _7
TDATA_7			Transmitter 7 Data Input <i>NOTE: Internally pulled "Low" with a 50kΩ resistor for each channel.</i>

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION
TNEG_0	C4	I	Transmitter Negative NRZ Data Input for Channel _0 Dual-Rail mode This signal is the negative-rail input data for transmitter 0. Single-Rail mode This pin can be left unconnected.
CODES_0	C4		Coding Select for Channel _0 - Hardware mode and Single-Rail mode Connecting this pin "Low" enables HDB3 in E1 or B8ZS in T1 encoding and decoding for Channel _0. Connecting this pin "High" selects AMI data format.
TNEG_1	B5		Transmitter Negative NRZ Data Input for Channel _1
CODES_1			Coding Select for Channel _1
TNEG_2	D13		Transmitter Negative NRZ Data Input for Channel _2
CODES_2			Coding Select for Channel _2
TNEG_3	B15		Transmitter Negative NRZ Data Input for Channel _3
CODES_3			Coding Select for Channel _3
TNEG_4	U4		Transmitter Negative NRZ Data Input for Channel _4
CODES_4			Coding Select for Channel _4
TNEG_5	V5		Transmitter Negative NRZ Data Input for Channel _5
CODES_5			Coding Select for Channel _5
TNEG_6	U14		Transmitter Negative NRZ Data Input for Channel _6
CODES_6			Coding Select for Channel _6
TNEG_7	R14		Transmitter Negative NRZ Data Input for Channel _7
CODES_7			Coding Select for Channel _7 <i>NOTE: Internally pulled "Low" with a 50kΩ resistor for each channel.</i>
TCLK_0	B4	I	Transmitter Clock Input for Channel _0 - Host mode and Hardware mode E1 rate at 2.048MHz ± 50ppm. T1 rate at 1.544MHz ± 32ppm. During normal operation TCLK_0 is used for sampling input data at TPOS_0/ TDATA_0 and TNEG_0/CODES_0 while MCLK is used as the timing reference for the transmit pulse shaping circuit.
TCLK_1	A3		Transmitter Clock Input for Channel _1
TCLK_2	A15		Transmitter Clock Input for Channel _2
TCLK_3	C14		Transmitter Clock Input for Channel _3
TCLK_4	T3		Transmitter Clock Input for Channel _4
TCLK_5	T5		Transmitter Clock Input for Channel _5
TCLK_6	V16		Transmitter Clock Input for Channel _6
TCLK_7	U15		Transmitter Clock Input for Channel _7 <i>NOTE: Internally pulled "Low" with a 50kΩ resistor for all channels.</i>

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION
TAOS_0	D6	I	Transmit All Ones for Channel _0 - Hardware mode Setting this pin "High" enables the transmission of an "All Ones" Pattern from Channel _0. A "Low" level stops the transmission of the "All Ones" Pattern. Transmit All Ones for Channel _1 Transmit All Ones for Channel _2 Transmit All Ones for Channel _3 Transmit All Ones for Channel _4 Transmit All Ones for Channel _5 Transmit All Ones for Channel _6 Transmit All Ones for Channel _7 <i>NOTE: Internally pulled "Low" with a 50kΩ resistor for all channels.</i>
TAOS_1	B6		
TAOS_2	A5		
TAOS_3	C6		
TAOS_4	T6		
TAOS_5	U6		
TAOS_6	V6		
TAOS_7	R6		
TXON_0	A13	I	Transmitter Turn On for Channel _0 Hardware mode Setting this pin "High" turns on the Transmit and Receive Sections of Channel _0. When TXON_0 = "0" then TTIP_0 and TRING_0 driver outputs will be tri-stated. In Host mode The TXON_n bits in the channel control registers turn each channel Transmit and Receive section ON or OFF. However, control of the on/off function can be transferred to the Hardware pins by setting the TXONCNTL bit (bit 7) to "1" in the register at address hex 0x82. Transmitter Turn On for Channel _1 Transmitter Turn On for Channel _2 Transmitter Turn On for Channel _3 Transmitter Turn On for Channel _4 Transmitter Turn On for Channel _5 Transmitter Turn On for Channel _6 Transmitter Turn On for Channel _7 <i>NOTE: Internally pulled "Low" with a 50kΩ resistor for all channels.</i>
TXON_1	D12		
TXON_2	C12		
TXON_3	B12		
TXON_4	V13		
TXON_5	U13		
TXON_6	R12		
TXON_7	R13		

MICROPROCESSOR INTERFACE

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION
HW_HOST	T10	I	Mode Control Input This pin selects Hardware or Host mode . Leave this pin unconnected or tie "High" to select Hardware mode . For Host mode , this pin must be tied "Low". NOTE: Internally pulled "High" with a 50kΩ resistor.
WR_R/W	D7	I	Write Input (Read/Write) - Host mode: Intel bus timing: A "Low" pulse on WR selects a write operation when CS pin is "Low". Motorola bus timing: A "High" pulse on R/W selects a read operation and a "Low" pulse on R/W selects a write operation when CS is "Low". Equalizer Control Input pin 0 - Hardware mode Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE "RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 30. NOTE: Internally pulled "Low" with a 50kΩ resistor.
EQC0	D7		
RD_DS	C7	I	Read Input (Data Strobe) - Host mode Intel bus timing: A "Low" pulse on RD selects a read operation when the CS pin is "Low". Motorola bus timing: A "Low" pulse on DS indicates a read or write operation when the CS pin is "Low". Equalizer Control Input pin 1 - Hardware mode Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE "RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 30. NOTE: Internally pulled "Low" with a 50kΩ resistor.
EQC1	C7		
ALE_AS	A7	I	Address Latch Input (Address Strobe) - Host mode Intel bus timing: The address inputs are latched into the internal register on the falling edge of ALE. Motorola bus timing: The address inputs are latched into the internal register on the falling edge of AS. Equalizer Control Input pin 2 - Hardware mode Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE "RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 30. NOTE: Internally pulled "Low" with a 50kΩ resistor.
EQC2	A7		
CS	B7	I	Chip Select Input - Host mode: This signal must be "Low" in order to access the parallel port. Equalizer Control Input pin 3 - Hardware mode: Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE "RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 30. NOTE: Internally pulled "Low" with a 50kΩ resistor.
EQC3	B7		

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION															
RDY_DTACK	A6	O	Ready Output (Data Transfer Acknowledge Output) - Host mode Intel bus timing: RDY is asserted “High” to indicate the device has completed a read or write operation. Motorola bus timing: DTACK is asserted “Low” to indicate the device has completed a read or write cycle.															
EQC4	A6	I	Equalizer Control Input pin 4 - Hardware mode Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE”RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS” ON PAGE 30. NOTE: Internally pulled “Low” with a 50kΩ resistor.															
μPTS1 μPTS2	J16 L15	I	Microprocessor Type Select Input Pins - Host Mode: Microprocessor Type Select Input Bit 1 Microprocessor Type Select Input Bit 2 <table><tr><th>μPTS2</th><th>μPTS1</th><th>μP Type</th></tr><tr><td>0</td><td>0</td><td>68HC11, 8051, 80C188 (async.)</td></tr><tr><td>0</td><td>1</td><td>Motorola 68K (async.)</td></tr><tr><td>1</td><td>0</td><td>Intel x86 (sync.)</td></tr><tr><td>1</td><td>1</td><td>Motorola 860 (sync.)</td></tr></table>	μPTS2	μPTS1	μP Type	0	0	68HC11, 8051, 80C188 (async.)	0	1	Motorola 68K (async.)	1	0	Intel x86 (sync.)	1	1	Motorola 860 (sync.)
μPTS2	μPTS1	μP Type																
0	0	68HC11, 8051, 80C188 (async.)																
0	1	Motorola 68K (async.)																
1	0	Intel x86 (sync.)																
1	1	Motorola 860 (sync.)																
RCLKE	J16		Receive Clock Edge - Hardware mode SEE”RECEIVE CLOCK EDGE - HARDWARE MODE” ON PAGE 8.															
TCLKE	L15		Transmit Clock Edge - Hardware mode SEE”TRANSMIT CLOCK EDGE - HARDWARE MODE” ON PAGE 8. NOTE: These pins are internally pulled “Low” with a 50kΩ resistor.															
D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0] LOOP1_4 LOOP0_4 LOOP1_5 LOOP0_5 LOOP1_6 LOOP0_6 LOOP1_7 LOOP0_7	T7 U7 V7 V8 V9 U8 U9 R7 T7 U7 V7 V8 V9 U8 U9 R7	I/O	Microprocessor Read/Write Data Bus Pins - Host mode Data Bus[7] Data Bus[6] Data Bus[5] Data Bus[4] Data Bus[3] Data Bus[2] Data Bus[1] Data Bus[0] Loop-back Control Pins, Bits [1:0] Channel_[7:4] - Hardware Mode Pins 67-74 and 173-180 control which Loop-Back mode is selected per channel. SEE”LOOP-BACK CONTROL PINS, BITS [1:0] CHANNEL_[7:0]” ON PAGE 18. NOTE: Internally pulled “Low” with a 50kΩ resistor for all channels.															

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION
A[7] A[6] A[5] A[4] A[3] A[2] A[1] A[0] LOOP1_3 LOOP0_3 LOOP1_2 LOOP0_2 LOOP1_1 LOOP0_1 LOOP1_0 LOOP0_0	A12 B11 C11 D11 A11 B10 A10 C10 A12 B11 C11 D11 A11 B10 A10 C10	I	Microprocessor Interface Address Bus Pins - Host mode: Microprocessor Interface Address Bus[7] Microprocessor Interface Address Bus[6] Microprocessor Interface Address Bus[5] Microprocessor Interface Address Bus[4] Microprocessor Interface Address Bus[3] Microprocessor Interface Address Bus[2] Microprocessor Interface Address Bus[1] Microprocessor Interface Address Bus[0] Loop-back Control Pins, Bits [1:0] Channel_[3:0] In Hardware mode, pins 67-74 and 173-180 control which Loop-Back mode is selected per channel. SEE "LOOP-BACK CONTROL PINS, BITS [1:0] CHANNEL_[7:0]" ON PAGE 18. NOTE: These pins are internally pulled "Low" with a 50kΩ resistor.
μ PCLK ATAOS	T13 T13	I	Microprocessor Clock Input - Host Mode: Input clock for synchronous microprocessor operation. Maximum clock rate is 54 MHz. NOTE: This pin is internally pulled "Low" with a 50kΩ resistor for asynchronous microprocessor interface when no clock is present. Automatic Transmit "All Ones" - Hardware mode This pin functions as an Automatic Transmit "All Ones". SEE "AUTOMATIC TRANSMIT "ALL ONES" PATTERN - HARDWARE MODE" ON PAGE 17.
$\overline{\text{INT}}$ TRATIO	L16 L16	O I	Interrupt Output - Host mode This pin goes "Low" to indicate an alarm condition has occurred within the device. Interrupt generation can be globally disabled by setting the GIE bit to a "0" in the command control register. Transmitter Transformer Ratio Select - Hardware mode The function of this pin is to select the transmitter transformer ratio. SEE "TRANSMITTER TRANSFORMER RATIO SELECT - HARDWARE MODE" ON PAGE 17. NOTE: This pin is an open drain output and requires an external 10kΩ pull-up resistor.

JITTER ATTENUATOR

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION																																
JASEL0 JASEL1	A14 B13	I	Jitter Attenuator Select Pins Hardware Mode Jitter Attenuator select Bit 0 Jitter Attenuator select Bit 1 JASEL[1:0] pins are used to place the jitter attenuator in the transmit path, the receive path or to disable it. <table><tr><th rowspan="2">JASEL1</th><th rowspan="2">JASEL0</th><th rowspan="2">JA Path</th><th colspan="2">JA BW Hz</th><th rowspan="2">FIFO Size</th></tr><tr><th>T1</th><th>E1</th></tr><tr><td>0</td><td>0</td><td>Disabled</td><td>----</td><td>----</td><td>-----</td></tr><tr><td>0</td><td>1</td><td>Transmit</td><td>3</td><td>10</td><td>32/32</td></tr><tr><td>1</td><td>0</td><td>Receive</td><td>3</td><td>10</td><td>32/32</td></tr><tr><td>1</td><td>1</td><td>Receive</td><td>3</td><td>1.5</td><td>64/64</td></tr></table> NOTE: These pins are internally pulled “Low” with 50kΩ resistors.	JASEL1	JASEL0	JA Path	JA BW Hz		FIFO Size	T1	E1	0	0	Disabled	----	----	-----	0	1	Transmit	3	10	32/32	1	0	Receive	3	10	32/32	1	1	Receive	3	1.5	64/64
JASEL1	JASEL0	JA Path	JA BW Hz				FIFO Size																												
			T1	E1																															
0	0	Disabled	----	----	-----																														
0	1	Transmit	3	10	32/32																														
1	0	Receive	3	10	32/32																														
1	1	Receive	3	1.5	64/64																														

CLOCK SYNTHESIZER

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION
MCLKOUT	H1	O	Synthesized Master Clock Output This signal is the output of the Master Clock Synthesizer PLL which is at T1 or E1 rate based upon the mode of operation.
MCLKT1	K1	I	T1 Master Clock Input This signal is an independent 1.544MHz clock for T1 systems with accuracy better than ±50ppm and duty cycle within 40% to 60%. MCLKT1 is used in the T1 mode. NOTES: 1. All channels of the XRT83L38 must be operated at the same clock rate, either T1, E1 or J1. 2. See pin 26 description for further explanation for the usage of this pin. 3. Internally pulled "Low" with a 50kΩ resistor.
MCLKE1	J1	I	E1 Master Clock Input A 2.048MHz clock for with an accuracy of better than ±50ppm and a duty cycle of 40% to 60% can be provided at this pin. In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. NOTES: 1. All channels of the XRT83L38 must be operated at the same clock rate, either T1, E1 or J1. 2. Internally pulled "Low" with a 50kΩ resistor.

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION																																																																																																																																					
CLKSEL0 CLKSEL1 CLKSEL2	A8 B8 C8	I	Clock Select inputs for Master Clock Synthesizer - Hardware mode CLKSEL[2:0] are input signals to a programmable frequency synthesizer that can be used to generate a master clock from an external accurate clock source according to the table below. In Hardware mode, the MCLKRATE control signal is generated from the state of EQC[4:0] inputs. In Host mode, the state of these pins are ignored and the master frequency PLL is controlled by the corresponding interface bits. See Table 36 register address 10000001 <table><tr><th>MCLKE1 kHz</th><th>MCLKT1 kHz</th><th>CLKSEL2</th><th>CLKSEL1</th><th>CLKSEL0</th><th>MCLKRATE</th><th>CLKOUT/ kHz</th></tr><tr><td>2048</td><td>2048</td><td>0</td><td>0</td><td>0</td><td>0</td><td>2048</td></tr><tr><td>2048</td><td>2048</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1544</td></tr><tr><td>2048</td><td>1544</td><td>0</td><td>0</td><td>0</td><td>0</td><td>2048</td></tr><tr><td>1544</td><td>1544</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1544</td></tr><tr><td>1544</td><td>1544</td><td>0</td><td>0</td><td>1</td><td>0</td><td>2048</td></tr><tr><td>2048</td><td>1544</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1544</td></tr><tr><td>8</td><td>X</td><td>0</td><td>1</td><td>0</td><td>0</td><td>2048</td></tr><tr><td>8</td><td>X</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1544</td></tr><tr><td>16</td><td>X</td><td>0</td><td>1</td><td>1</td><td>0</td><td>2048</td></tr><tr><td>16</td><td>X</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1544</td></tr><tr><td>56</td><td>X</td><td>1</td><td>0</td><td>0</td><td>0</td><td>2048</td></tr><tr><td>56</td><td>X</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1544</td></tr><tr><td>64</td><td>X</td><td>1</td><td>0</td><td>1</td><td>0</td><td>2048</td></tr><tr><td>64</td><td>X</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1544</td></tr><tr><td>128</td><td>X</td><td>1</td><td>1</td><td>0</td><td>0</td><td>2048</td></tr><tr><td>128</td><td>X</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1544</td></tr><tr><td>256</td><td>X</td><td>1</td><td>1</td><td>1</td><td>0</td><td>2048</td></tr><tr><td>256</td><td>X</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1544</td></tr></table> NOTE: These pins are internally pulled “Low” with a 50kΩ resistor.	MCLKE1 kHz	MCLKT1 kHz	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	CLKOUT/ kHz	2048	2048	0	0	0	0	2048	2048	2048	0	0	0	1	1544	2048	1544	0	0	0	0	2048	1544	1544	0	0	1	1	1544	1544	1544	0	0	1	0	2048	2048	1544	0	0	1	1	1544	8	X	0	1	0	0	2048	8	X	0	1	0	1	1544	16	X	0	1	1	0	2048	16	X	0	1	1	1	1544	56	X	1	0	0	0	2048	56	X	1	0	0	1	1544	64	X	1	0	1	0	2048	64	X	1	0	1	1	1544	128	X	1	1	0	0	2048	128	X	1	1	0	1	1544	256	X	1	1	1	0	2048	256	X	1	1	1	1	1544
MCLKE1 kHz	MCLKT1 kHz	CLKSEL2	CLKSEL1	CLKSEL0	MCLKRATE	CLKOUT/ kHz																																																																																																																																		
2048	2048	0	0	0	0	2048																																																																																																																																		
2048	2048	0	0	0	1	1544																																																																																																																																		
2048	1544	0	0	0	0	2048																																																																																																																																		
1544	1544	0	0	1	1	1544																																																																																																																																		
1544	1544	0	0	1	0	2048																																																																																																																																		
2048	1544	0	0	1	1	1544																																																																																																																																		
8	X	0	1	0	0	2048																																																																																																																																		
8	X	0	1	0	1	1544																																																																																																																																		
16	X	0	1	1	0	2048																																																																																																																																		
16	X	0	1	1	1	1544																																																																																																																																		
56	X	1	0	0	0	2048																																																																																																																																		
56	X	1	0	0	1	1544																																																																																																																																		
64	X	1	0	1	0	2048																																																																																																																																		
64	X	1	0	1	1	1544																																																																																																																																		
128	X	1	1	0	0	2048																																																																																																																																		
128	X	1	1	0	1	1544																																																																																																																																		
256	X	1	1	1	0	2048																																																																																																																																		
256	X	1	1	1	1	1544																																																																																																																																		

ALARM FUNCTIONS/REDUNDANCY SUPPORT

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION
GAUGE	J18	I	Twisted Pair Cable Wire Gauge Select - Hardware Mode Connect this pin "High" to select 26 Gauge wire. Connect this pin "Low" to select 22 and 24 gauge wire for all channels. <i>NOTE: Internally pulled "Low" with a 50kΩ resistor.</i>
DMO_0	D5	O	Driver Failure Monitor Channel _0: This pin transitions "High" if a short circuit condition is detected in the transmit driver of Channel _0, or no transmit output pulse is detected for more than 128 TCLK_0 cycles.
DMO_1	D4		Driver Failure Monitor Channel _1
DMO_2	C15		Driver Failure Monitor Channel _2
DMO_3	C13		Driver Failure Monitor Channel _3
DMO_4	R5		Driver Failure Monitor Channel _4
DMO_5	P4		Driver Failure Monitor Channel _5
DMO_6	U17		Driver Failure Monitor Channel _6
DMO_7	V14		Driver Failure Monitor Channel _7
ATAOS	T13	I	Automatic Transmit "All Ones" Pattern - Hardware Mode A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pattern from the transmitter of any channel that the receiver of that channel has detected an LOS condition. A "Low" level on this pin disables this function. <i>Note: All channels share the same ATAOS control function.</i>
μPCLK	T13		Microprocessor Clock Input - Host mode SEE "MICROPROCESSOR CLOCK INPUT - HOST MODE:" ON PAGE 14. <i>NOTE: This pin is internally pulled "Low" for asynchronous microprocessor interface when no clock is present.</i>
TRATIO	L16	I	Transmitter Transformer Ratio Select - Hardware mode In external termination mode (TXTSEL = 0), setting this pin "High" selects a transformer ratio of 1:2 for the transmitter. A "Low" on this pin sets the transmitter transformer ratio to 1:2.45. In the internal termination mode the transmitter transformer ratio is permanently set to 1:2 and the state of this pin is ignored.
$\overline{\text{INT}}$	L16	O	Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SEE "INTERRUPT OUTPUT - HOST MODE" ON PAGE 14. <i>NOTE: This pin is an open drain output and requires an external 10kΩ pull-up resistor.</i>
RESET	T8	I	Hardware Reset (Active "Low"): When this pin is tied "Low" for more than 10 μ s, the device is put in the reset state. Exar recommends initiating a Hardware reset upon power up. <i>NOTE: This pin is internally pulled "High" with a 50kΩ resistor.</i>
SR/DR	K4	I	Single-Rail/Dual-Rail Data Format: Connect this pin "Low" to select transmit and receive data format in Dual-Rail mode . In this mode, HDB3 or B8ZS encoder and decoder are not available. Connect this pin "High" to select single-rail data format . <i>NOTE: Internally pulled "Low" with a 50kΩ resistor.</i>

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION															
LOOP1_0	A10	I	Loop-back Control Pins, Bits [1:0] Channel _[7:0]															
LOOP0_0	C10		Loop-back Control bit 1, Channel _0															
LOOP1_1	A11		Loop-back Control bit 0, Channel _0															
LOOP0_1	B10		Loop-back Control bit 1, Channel _1															
LOOP1_2	C11		Loop-back Control bit 0, Channel _1															
LOOP0_2	D11		Loop-back Control bit 1, Channel _2															
LOOP1_3	A12		Loop-back Control bit 0, Channel _2															
LOOP0_3	B11		Loop-back Control bit 1, Channel _3															
LOOP1_4	T7		Loop-back Control bit 0, Channel _3															
LOOP0_4	U7		Loop-back Control bit 1, Channel _4															
LOOP1_5	V7		Loop-back Control bit 0, Channel _4															
LOOP0_5	V8		Loop-back Control bit 1, Channel _5															
LOOP1_6	V9		Loop-back Control bit 0, Channel _5															
LOOP0_6	U8		Loop-back Control bit 1, Channel _6															
LOOP1_7	U9		Loop-back Control bit 0, Channel _6															
LOOP0_7	R7		Loop-back Control bit 1, Channel _7															
			In Hardware mode, these pins control the Loop-Back mode for each channel_n per the following table.															
			<table><tr><th>LOOP1_n</th><th>LOOP0_n</th><th>MODE</th></tr><tr><td>0</td><td>0</td><td>Normal Mode No Loop-Back Channel_n</td></tr><tr><td>0</td><td>1</td><td>Local Loop-Back Channel_n</td></tr><tr><td>1</td><td>0</td><td>Remote Loop-Back Channel_n</td></tr><tr><td>1</td><td>1</td><td>Digital Loop-Back Channel_n</td></tr></table>	LOOP1_n	LOOP0_n	MODE	0	0	Normal Mode No Loop-Back Channel_n	0	1	Local Loop-Back Channel_n	1	0	Remote Loop-Back Channel_n	1	1	Digital Loop-Back Channel_n
LOOP1_n	LOOP0_n	MODE																
0	0	Normal Mode No Loop-Back Channel_n																
0	1	Local Loop-Back Channel_n																
1	0	Remote Loop-Back Channel_n																
1	1	Digital Loop-Back Channel_n																
A[1]	A10		Microprocessor Address A[7:0] and Data Bus Pins D[7:0] - Host mode These pins are microprocessor address and data bus pins. SEE”MICROPROCES- SOR INTERFACE ADDRESS BUS PINS - HOST MODE:” ON PAGE 14. and see “Microprocessor Read/Write Data Bus Pins - Host mode” on page 13. NOTE: These pins are internally pulled “Low” with a 50kΩ resistor.															
A[0]	C10																	
A[3]	A11																	
A[2]	B10																	
A[5]	C11																	
A[4]	D11																	
A[7]	A12																	
A[6]	B11																	
D[7]	T7																	
D[6]	U7																	
D[5]	V7																	
D[4]	V8																	
D[3]	V9																	
D[2]	U8																	
D[1]	U9																	
D[0]	R7																	

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION						
EQC4	A6	I	Equalizer Control Input 4 - Hardware mode This pin together with pins EQC[3:0] is used to control the transmit pulse shaping, transmit line build-out (LBO) and receive monitoring while operating at one of either the T1, E1 or J1 clock rates/modes. SEE "RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 30. for description of Transmit Equalizer Control bits. Equalizer Control Input 3 Equalizer Control Input 2 Equalizer Control Input 1 Equalizer Control Input 0 NOTES: 1. In Hardware mode all transmit channels share the same pulse setting controls function. 2. All channels of an XRT83L38 must operate at the same clock rate, either the T1, E1 or J1 modes. In Host mode , these pins perform various microprocessor functions. SEE "MICRO-PROCESSOR INTERFACE" ON PAGE 12. NOTE: Internally pulled "Low" with a 50kΩ resistor.						
EQC3	B7	O I I I I I							
EQC2	A7								
EQC1	C7								
EQC0	D7								
RDY_DTACK	A6								
CS	B7								
ALE_AS	A7								
RD_DS	C7								
WR_R/W	D7								
RXTSEL	U11			I	Receiver Termination Select In Hardware mode , when this pin is "Low" the receive line termination is determined only by an external resistor. When "High", the receive termination is realized by the internal resistor or the combination of internal and external resistors. These conditions are described in the table below. NOTE: In Hardware mode all channels share the same RXTSEL control function. <table><tr><th>RXTSEL</th><th>RX Termination</th></tr><tr><td>0</td><td>External</td></tr><tr><td>1</td><td>Internal</td></tr></table> In Host mode , the RXTSEL_n bits in the channel control registers determine if the receiver termination is external or internal. However, the function of RXTSEL can be transferred to the Hardware pin by setting the TERCNTL bit (bit 6) to "1" in the register address hex 0x82. NOTE: This pin is internally pulled "Low" with a 50kΩ resistor.	RXTSEL	RX Termination	0	External
RXTSEL	RX Termination								
0	External								
1	Internal								
TXSEL	V11	I	Transmit Termination Select - Hardware Mode When this pin is "Low" the transmit line termination is determined only by an external resistor. When "High", the transmit termination is realized only by the internal resistor. <table><tr><th>TXSEL</th><th>TX Termination</th></tr><tr><td>0</td><td>External</td></tr><tr><td>1</td><td>Internal</td></tr></table> NOTES: 1. This pin is internally pulled "Low" with a 50kΩ resistor. 2. In Hardware mode all channels share the same TXSEL control function.	TXSEL	TX Termination	0	External	1	Internal
TXSEL	TX Termination								
0	External								
1	Internal								

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION															
TERSEL1 TERSEL0	T11 R11	I	Termination Impedance Select bit 1: Termination Impedance Select bit 0: In the Hardware mode and in the internal termination mode (TXTSEL="1" and RXTSEL="1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table. <table><tr><th>TERSEL1</th><th>TERSEL0</th><th>Termination</th></tr><tr><td>0</td><td>0</td><td>100Ω</td></tr><tr><td>0</td><td>1</td><td>110Ω</td></tr><tr><td>1</td><td>0</td><td>75Ω</td></tr><tr><td>1</td><td>1</td><td>120Ω</td></tr></table> In the internal termination mode the receiver termination of each receiver is realized completely by internal resistors or by the combination of internal and one fixed external resistor (see description of RXRES[1:0] pins). In the internal termination mode the transformer ratio of 1:2 and 1:1 is required for transmitter and receiver respectively with the transmitter output AC coupled to the transformer. NOTES: 1. This pin is internally pulled "Low" with a 50kΩ resistor. 2. In Hardware mode, all channels share the same TERSEL control function. 3. In the external termination mode a 1:2 or 1:2.45 transformer ratio must be used for the transmitter.	TERSEL1	TERSEL0	Termination	0	0	100Ω	0	1	110Ω	1	0	75Ω	1	1	120Ω
TERSEL1	TERSEL0	Termination																
0	0	100Ω																
0	1	110Ω																
1	0	75Ω																
1	1	120Ω																
TEST	U12	I	Manufacturing Test: NOTE: For normal operation this pin must be tied to ground.															
ICT	V12	I	In-Circuit Testing (Active "Low"): When this pin is tied "Low", all output pins are forced to a high impedance state for in-circuit testing. Pulling RESET and ICT pins "Low" simultaneously will put the chip in factory test mode. This condition should not be permitted during normal operation. NOTE: This pin is internally pulled "High" with a 50kΩ resistor.															

POWER AND GROUND

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION
TGND_0	D3	****	Transmitter Analog Ground for Channel _0
TGND_1	F2		Transmitter Analog Ground for Channel _1
TGND_2	E15		Transmitter Analog Ground for Channel _2
TGND_3	C17		Transmitter Analog Ground for Channel _3
TGND_4	R3		Transmitter Analog Ground for Channel _4
TGND_5	P3		Transmitter Analog Ground for Channel _5
TGND_6	T16		Transmitter Analog Ground for Channel _6
TGND_7	R16		Transmitter Analog Ground for Channel _7

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION
TVDD_0	E4	****	Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _0
TVDD_1	F4		Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _1
TVDD_2	F16		Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _2
TVDD_3	E17		Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _3
TVDD_4	R4		Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _4
TVDD_5	P1		Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _5
TVDD_6	N15		Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _6
TVDD_7	P15		Transmitter Analog Positive Supply (3.3V ± 5%) for Channel _7
RVDD_0	C2	****	Receiver Analog Positive Supply (3.3V± 5%) for Channel _0
RVDD_1	E5		Receiver Analog Positive Supply (3.3V± 5%) for Channel _1
RVDD_2	G16		Receiver Analog Positive Supply (3.3V± 5%) for Channel _2
RVDD_3	D16		Receiver Analog Positive Supply (3.3V± 5%) for Channel _3
RVDD_4	V2		Receiver Analog Positive Supply (3.3V± 5%) for Channel _4
RVDD_5	N3		Receiver Analog Positive Supply (3.3V± 5%) for Channel _5
RVDD_6	N17		Receiver Analog Positive Supply (3.3V± 5%) for Channel _6
RVDD_7	U18		Receiver Analog Positive Supply (3.3V± 5%) for Channel _7
RGND_0	D2	****	Receiver Analog Ground for Channel _0
RGND_1	G3		Receiver Analog Ground for Channel _1
RGND_2	G17		Receiver Analog Ground for Channel _2
RGND_3	D17		Receiver Analog Ground for Channel _3
RGND_4	T2		Receiver Analog Ground for Channel _4
RGND_5	M2		Receiver Analog Ground for Channel _5
RGND_6	M17		Receiver Analog Ground for Channel _6
RGND_7	R17		Receiver Analog Ground for Channel _7
AVDD Bias	K17	****	Analog Positive Supply (3.3V± 5%)
VDDPLL_1	J3		Analog Positive Supply for Master Clock Synthesizer PLL (3.3V± 5%)
VDDPLL_2	J2		Analog Positive Supply for Master Clock Synthesizer PLL (3.3V± 5%)
AGND Bias	J17	****	Analog Ground
GNDPLL_1	K3		Analog Ground for Master Clock Synthesizer PLL
GNDPLL_2	L4		Analog Ground for Master Clock Synthesizer PLL
DVDD_DRV	R9	****	Digital Positive Supply (3.3V± 5%)
DVDD_PRE	U10		Digital Positive Supply (3.3V± 5%)
DVDD_μP	K18		Digital Positive Supply (3.3V± 5%)
DVDD_PRE	D10		Digital Positive Supply (3.3V± 5%)
DVDD_DRV	K15		Digital Positive Supply (3.3V± 5%)
DVDD	A9		Digital Positive Supply (3.3V± 5%)
DGND_PRE	R8	****	Digital Ground
DGND_DRV	T9		Digital Ground
DGND_μP	H17		Digital Ground
DGND	B9		Digital Ground
DGND_DRV	D8		Digital Ground
DGND_PRE	C9		Digital Ground

PINS ONLY AVAILABLE IN BGA PACKAGE

SIGNAL NAME	LEAD #	TYPE	DESCRIPTION
DVDD_DRV	J4	****	Digital Positive Supply (3.3V± 5%)
DVDD_DRV	D9		Digital Positive Supply (3.3V± 5%)
DGND_DRV	G15	****	Digital Ground
DGND_DRV	K2		Digital Ground
RXON	K16	I	Receiver On - Hardware Mode Writing a "1" to this pin in Hardware mode turns on the Receive Sections of all channels. Writing a "0" shuts off the Receiver Sections of all channels.
NC1	A1	****	No Connect Pins
NC2	V1		
NC3	V18		
NC4	A18		
NC5	B1		
NC6	E1		
NC7	N1		
NC8	R1		
NC9	P18		
NC10	N18		
NC11	E18		
NC12	B18		

FUNCTIONAL DESCRIPTION

The XRT83SL38 is a fully integrated short-haul transceiver intended for T1, J1 or E1 systems. Simplified block diagrams of the chip are shown in **Figure 1, Host mode** and **Figure 2, Hardware mode**.

In T1 applications, the XRT83SL38 can generate five transmit pulse shapes to meet the short-haul Digital Cross-connect (DSX-1) template requirement. The operation and configuration of the XRT83SL38 can be controlled through a parallel microprocessor **Host** interface or **Hardware** control.

MASTER CLOCK GENERATOR

Using a variety of external clock sources, the on-chip frequency synthesizer generates the T1 (1.544MHz) or E1 (2.048MHz) master clocks necessary for the transmit pulse shaping and receive clock recovery circuit.

There are two master clock inputs MCLKE1 and MCLKT1. In systems where both T1 and E1 master clocks are available these clocks can be connected to the respective pins. All channels of a given XRT83SL38 must be operated at the same clock rate, either T1, E1 or J1 modes.

In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. T1 or E1 master clocks can be generated from 8kHz, 16kHz, 56kHz, 64kHz, 128kHz and 256kHz external clocks under the control of CLKSEL[2:0] inputs according to **Table 1**.

NOTE: EQC[4:0] determine the T1/E1 operating mode. See **Table 5** for details.

FIGURE 3. TWO INPUT CLOCK SOURCE




FIGURE 4. ONE INPUT CLOCK SOURCE

