

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









AUGUST 2010 REV. 1.0.1

GENERAL DESCRIPTION

The XRT83VL38 is a fully integrated Octal (eight channel) long-haul and short-haul line interface unit for T1 (1.544Mbps) 100Ω , E1 (2.048Mbps) 75Ω or 120Ω , J1 110Ω or BITS Timing applications.

In long-haul applications the XRT83VL38 accepts signals that have been attenuated from 0 to 36dB at 772kHz in T1 mode (equivalent of 0 to 6000 feet of cable loss) or 0 to 43dB at 1024kHz in E1 mode.

In T1 applications, the XRT83VL38 can generate five transmit pulse shapes to meet the short-haul Digital Cross-Connect (DSX-1) template requirements as well as for Channel Service Units (CSU) Line Build Out (LBO) filters of 0dB, -7.5dB -15dB and -22.5dB as required by FCC rules. It also provides programmable transmit pulse generators for each channel that can be used for output pulse shaping allowing performance improvement over a wide variety of conditions (The arbitrary pulse generators are available in both T1 and E1 modes).

The XRT83VL38 provides both a parallel/serial **Host** microprocessor interface as well as a **Hardware** mode for programming and control.

Both the B8ZS and HDB3 encoding and decoding functions are selectable as well as AMI. Two on-chip

crystal-less jitter attenuators with a 32 or 64 bit FIFO can be placed in the receive and the transmit paths with loop bandwidths of less than 3Hz. The XRT83VL38 provides a variety of loop-back and diagnostic features as well as transmit driver short circuit detection and receive loss of signal monitoring. It supports internal impedance matching for $75\Omega,100\Omega,110\Omega$ and 120Ω for both transmitter and receiver. In the absence of the power supply, the transmit outputs and receive inputs are tri-stated allowing for redundancy applications. The chip includes an integrated programmable clock multiplier that can synthesize T1 or E1 master.

APPLICATIONS

- BITS Timing
- T1 Digital Cross-Connects (DSX-1)
- ISDN Primary Rate Interface
- CSU/DSU E1/T1/J1 Interface
- T1/E1/J1 LAN/WAN Routers
- Public switching Systems and PBX Interfaces
- T1/E1/J1 Multiplexer and Channel Banks

Features (See Page 2)

FIGURE 1. BLOCK DIAGRAM OF THE XRT83VL38 T1/E1/J1 LIU (HOST MODE)







FIGURE 2. BLOCK DIAGRAM OF THE XRT83VL38 T1/E1/J1 LIU (HARDWARE MODE)



FEATURES

- Supports Section 13 Synchronization Interface in ITU G.703 for both Transmit and Receive Paths
- Fully integrated eight channel long-haul or short-haul transceivers for E1,T1 or J1 applications
- Adaptive Receive Equalizer for up to 36dB cable attenuation
- Programable Transmit Pulse Shaper for E1,T1 or J1 short-haul interfaces
- Five fixed transmit pulse settings for T1 short-haul applications plus a fully programmable waveform generator for transmit output pulse shaping available for both T1 and E1 modes
- Transmit Line Build-Outs (LBO) for T1 long-haul application from 0dB to -22.5dB in three 7.5dB steps
- Selectable receiver sensitivity from 0 to 36dB cable loss for T1 @772kHz and 0 to 43dB for E1 @1024kHz
- Receive monitor mode handles 0 to 29dB resistive attenuation along with 0 to 6dB of cable attenuation for E1 and 0 to 3dB of cable attenuation for T1 modes
- Supports 75Ω and 120Ω (E1), 100Ω (T1) and 110Ω (J1) applications
- Internal and/or external impedance matching for 75Ω , 100Ω , 110Ω and 120Ω
- Tri-State transmit output and receive input capability for redundancy applications
- Provides High Impedance for Tx and Rx during power off
- Transmit return loss meets or exceeds ETSI 300-166 standard
- On-chip digital clock recovery circuit for high input jitter tolerance
- Crystal-less digital jitter attenuator with 32-bit or 64-bit FIFO selectable in transmit or receive paths
- On-chip frequency multiplier generates T1 or E1 Master clocks
- High receiver interference immunity
- On-chip transmit short-circuit protection and limiting, and driver fail monitor output (DMO)

- Receive loss of signal (RLOS) output
- On-chip HDB3/B8ZS/AMI encoder/decoder functions
- QRSS pattern generator and detection for testing and monitoring
- Error and Bipolar Violation Insertion and Detection
- Receiver Line Attenuation Indication Output in 1dB steps
- Network Loop-Code Detection for automatic Loop-Back Activation/Deactivation
- Transmit All Ones (TAOS) and In-Band Network Loop Up and Down code generators
- Supports Local Analog, Remote, Digital and Dual Loop-Back Modes
- Meets or exceeds T1 and E1 short-haul and long-haul network access specifications in ITU G.703, G.775, G.736 and G.823; TR-TSY-000499; ANSI T1.403 and T1.408; ETSI 300-166 and AT&T Pub 62411
- Supports both Hardware and Host (parallel or serial) Microprocessor interface for programming
- Programmable Interrupt
- Low power dissipation
- Logic inputs accept either 3.3V or 5V levels
- Dual 3.3V and 1.8V Supply Operation
- 225 ball BGA package
- -40°C to +85°C Temperature Range

ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE		
XRT83VL38IB	225 Ball BGA	-40°C to +85°C		

FIGURE 3. PACKAGE PIN OUT

Α	DGND	RNEG_0	TCLK_1	TPOS_1	TAOS_2	RDY_DTACK	ALE_AS	CLKSEL0	DVDD	A[1]	A[3]	A[7]	TXON_0	JASEL0	TCLK_2	RLOS_3	RCLK_3	DVDD_DR
В	TDO	RPOS_0	RCLK_0	TCLK_0	TNEG_1	TAOS_1	CS	CLKSEL1	DGND	A[2]	A[6]	TX0N_3	JASEL1	TPOS_2	TNEG_3	RNEG_3	RPOS_3	NC12
С	RTIP_0	RVDD_0	RLOS_0	TNEG_0	TPOS_0	TAOS_3	RD_DS	CLKSEL2	DGND	A[0]	A[5]	TXON_2	DMO_3	TCLK_3	DMO_2	TTIP_3	TGND_3	RTIP_3
D	RRING_0	RGND_0	TGND_0	DMO_1	DMO_0	TAOS_0	WR_R/W	DGND	DVDD_DR	DVDD_PDR	A[4]	TXON_1	TNEG_2	TPOS_3	RPOS_2	RVDDD_3	RGND_3	RRING_3
Ε	TMS	TRING_O	TTIP_0	TVDD_0	RVDD_1										TGND_2	TRING_3	TVDD_3	NC11
F	RRING_1	TGND_1	TRING_1	TVDD_1											TRING_2	TVDD_2	TTIP_2	RRING_2
G	RTIP_1	RPOS_1	RGND_1	TTIP_1											DGND	RVDD_2	RGND_2	RTIP_2
Н	MCLKOUT	RNEG_1	RCLK_1	RLOS_1											RLOS_2	RCLK_2	DGND	RNEG_2
J	MCLKE1	VDDPLL_2	VDDPLL_1	DVDD_DR)	KRT83	VL38					RLOS_6	PTS1	AGND_BIAS	GAUGE
K	MCLKT1	DGND	GNDPLL_1	SR_DR		(Top View)								DVDD_DR	RXON	AVDD_BIAS	DVDDD_μP	
L	RTIP_5	RLOS_5	RCLK_5	GNDPLL_2				2	225 Bal	I BGA					PTS2	ĪNT	RPOS_6	RTIP_6
М	RRING_5	RGND_5	RPOS_5	RNEG_5											RCLK_6	RNEG_6	RGND_6	RRING_6
N	TCK	TTIP_5	RVDD_5	TRING_5											TVDD_6	TTIP_6	RVDD_6	SENSE
Р	TVDD_5	TRING_4	TGND_5	DMO_5											TVDD_7	TTIP_7	TRING_7	SER_PAR
R	TDI	TTIP_4	TGND_4	TVDD_4	DMO_4	TAOS_7	D[0]	DGND	DVDD_DR	RXRES1	TERSEL0	TXON_6	TXON_7	TNEG_7	TRING_6	TGND_7	RGND_7	RRING_7
Т	RRING_4	RGND_4	TCLK_4	RNEG_4	TCLK_5	TAOS_4	D[7]	RESET	DGND	HW_HOST	TERSEL1	RXMUTE	μPCLK	TPOS_7	RLOS_7	TGND_6	RPOS_7	RTIP_7
U	RTIP_4	RPOS_4	RCLK_4	TNEG_4	TPOS_5	TAOS_5	D[6]	D[2]	D[1]	DVDD_PDR	RXTSEL	TEST	TXON_5	TNEG_6	TCLK_7	RCLK_7	DMO_6	RVDD_7
٧	DVDD_PDR	RVDD_4	RLOS_4	TPOS_4	TNEG_5	TAOS_6	D[5]	D[4]	D[3]	RXRES0	TXTSEL	ĪCT	TXON_4	DMO_7	TPOS_6	TCLK_6	RNEG_7	DGND
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18

REV. 1.0.1

GENERAL DESCRIPTION 1

Applications 1

Block Diagram of the XRT83VL38 T1/E1/J1 LIU (Host Mode) 1

Block Diagram of the XRT83VL38 T1/E1/J1 LIU (Hardware Mode) 2

Features 2

Ordering Information 3

Package Pin Out 4

PIN DESCRIPTION BY FUNCTION 5

Receive Sections 5

Transmitter Sections 7

Microprocessor Interface 11

jitter Attenuator 14

Clock Synthesizer 14

Alarm Functions/Redundancy Support 16

Serial Microprocessor Interface 20

Power and Ground 21

FUNCTIONAL DESCRIPTION 23

Master Clock Generator 23

Two Input Clock Source 23

One Input Clock Source 23

Master Clock Generator 24

24

RECEIVER 24

Receiver Input 24

Receive Monitor Mode 25

Receiver Loss of Signal (RLOS) 25

Simplified Diagram of -15dB T1/E1 Short Haul Mode and RLOS Condition 25

Simplified Diagram of -29dB T1/E1 Gain Mode and RLOS Condition 26

Simplified Diagram of -36dB T1/E1 Long Haul Mode and RLOS Condition 26

Simplified Diagram of Extended RLOS mode (E1 Only) 27

Receive HDB3/B8ZS Decoder 27

Recovered Clock (RCLK) Sampling Edge 27

Receive Clock and Output Data Timing 28

Jitter Attenuator 28

Gapped Clock (JA Must be Enabled in the Transmit Path) 28

Maximum Gap Width for Multiplexer/Mapper Applications 28

Arbitrary Pulse Generator for T1 and e1 29

Arbitrary Pulse Segment Assignment 29

TRANSMITTER 29

Digital Data Format 29

Transmit Clock (TCLK) Sampling Edge 29

Transmit Clock and Input Data Timing 30

Transmit HDB3/B8ZS Encoder 30

Examples of HDB3 Encoding 30

Examples of B8ZS Encoding 30

30

Driver Failure Monitor (DMO) 31

XRT83VL38

EXAR Powering Connectivity*

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.1

Transmit Pulse Shaper & Line Build Out (LBO) circuit 31

Receive Equalizer Control and Transmit Line Build-Out Settings 31

Transmit and Receive Terminations 33

RECEIVER (Channels 0 - 7) 33

Internal Receive Termination Mode 33

Receive Termination Control 33

Simplified Diagram for the Internal Receive and Transmit Termination Mode 33

Receive Terminations 34

Simplified Diagram for T1 in the External Termination Mode (RXTSEL= 0 & TXTSEL= 0) 34

Simplified Diagram for E1 in External Receive Termination Mode (RXTSEL= 0) and Internal Trans-

mit Termination Mode (TXTEL= 1) 35

TRANSMITTER (Channels 0 - 7) 35

Transmit Termination Mode 35

Termination Select Control 35

External Transmit Termination Mode 35

Transmit Terminations 36

36

36

REDUNDANCY APPLICATIONS 36

TYPICAL REDUNDANCY SCHEMES 37

Simplified Block Diagram of the Transmit Section for 1:1 & 1+1 Redundancy 38

Simplified Block Diagram - Receive Section for 1:1 and 1+1 Redundancy 38

Simplified Block Diagram - Transmit Section for N+1 Redundancy 39

Simplified Block Diagram - Receive Section for N+1 Redundancy 40

Pattern Transmit and Detect Function 41

Pattern transmission control 41

Transmit All Ones (TAOS) 41

Network Loop Code Detection and Transmission 41

Loop-Code Detection Control 41

Transmit and Detect Quasi-Random Signal Source (TDQRSS) 42

Loop-Back Modes 43

Loop-back control in Hardware mode 43

Loop-back control in Host mode 43

Local Analog Loop-Back (ALOOP) 43

Local Analog Loop-back signal flow 43

Remote Loop-Back (RLOOP) 44

Remote Loop-back mode with jitter attenuator selected in receive path 44

Remote Loop-back mode with jitter attenuator selected in Transmit path 44

Digital Loop-Back (DLOOP) 45

Digital Loop-back mode with jitter attenuator selected in Transmit path 45

Dual Loop-Back 45

Signal flow in Dual loop-back mode 45

MICROPROCESSOR INTERFACE 46

Serial Microprocessor Interface Block 46

Simplified Block Diagram of the Serial Microprocessor Interface 46

Serial Timing Information 46

Timing Diagram for the Serial Microprocessor Interface 46

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

24-Bit Serial Data Input Descritption 46

ADDR[7:0] (SCLK1 - SCLK8) 47

R/W (SCLK9) 47

Dummy Bits (SCLK10 - SCLK16) 47

DATA[7:0] (SCLK17 - SCLK24) 47

8-Bit Serial Data Output Description 47

Timing Diagram for the Microprocessor Serial Interface 47

Microprocessor Serial Interface Timings (TA = 250C, $VDD=3.3V\pm5\%$ and load = 10pF) 48

Parallel Microprocessor Interface Block 48

Selecting the Microprocessor Interface Mode 48

Simplified Block Diagram of the Microprocessor Interface Block 49

The Microprocessor Interface Block Signals 49

XRT83VL38 Microprocessor Interface Signals that exhibit constant roles in both Intel and Motorola Modes 49

Intel mode: Microprocessor Interface Signals 50

Motorola Mode: Microprocessor Interface Signals 50

Intel Mode Programmed I/O Access (Asynchronous) 50

Intel µP Interface Signals During Programmed I/O Read and Write Operations 51

Motorola Mode Programmed I/O Access (Asynchronous) 52

Intel Microprocessor Interface Timing Specifications 52

Motorola 68K µP Interface Signals During Programmed I/O Read and Write Operations 53

Motorola 68K Microprocessor Interface Timing Specifications 53

Microprocessor Register Tables 53

Microprocessor Register Address 54

Microprocessor Register Bit Description 54

Microprocessor Register Descriptions 57

Microprocessor Register #0, Bit Description 57

Microprocessor Register #1, Bit Description 59

Microprocessor Register #2, Bit Description 61

Microprocessor Register #3, Bit Description 63

Microprocessor Register #4, Bit Description 64

Microprocessor Register #5, Bit Description 66

Microprocessor Register #6, Bit Description 68

Microprocessor Register #7, Bit Description 69

Microprocessor Register #8, Bit Description 70

Microprocessor Register #9, Bit Description 70

Microprocessor Register #10, Bit Description 71

Microprocessor Register #11, Bit Description 71

Microprocessor Register #12, Bit Description 72

Microprocessor Register #13, Bit Description 72

Microprocessor Register #14, Bit Description 73

Microprocessor Register #15, Bit Description 73

Microprocessor Register #128, Bit Description 74

clock select register 75

Register 0x81h Sub Registers 75

Microprocessor Register #129, Bit Description 75

XRT83VL38

EXAR Powering Connectivity

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.1

Microprocessor Register #130, Bit Description 76

Microprocessor Register #131, Bit Description 77

Microprocessor Register #192, Bit Description 78

ELECTRICAL CHARACTERISTICS 79

Absolute Maximum Ratings 79

DC Digital Input and Output Electrical Characteristics 79

XRT83VL38 Power Consumption 79

E1 Receiver Electrical Characteristics 80

T1 Receiver Electrical Characteristics 81

E1 Transmit Return Loss Requirement 81

E1 Transmitter Electrical Characteristics 82

T1 Transmitter Electrical Characteristics 82

ITU G.703 Pulse Template 83

Transmit Pulse Mask Specification 83

ITU G.703 Section 13 Synchronous Interface Pulse Template 84

E1 Synchronous Interface Transmit Pulse Mask Specification 84

DSX-1 Pulse Template (normalized amplitude) 85

DSX1 Interface Isolated pulse mask and corner points 85

AC Electrical Characteristics 86

Transmit Clock and Input Data Timing 86

Receive Clock and Output Data Timing 87

Microprocessor Interface I/O Timing 87

Intel Interface Timing - Asynchronous 87

Intel Asynchronous Programmed I/O Interface Timing 87

Asynchronous Mode 1 - Intel 8051 and 80188 Interface Timing 88

Motorola Asychronous Interface Timing 89

Motorola 68K Asynchronous Programmed I/O Interface Timing 89

Asynchronous - Motorola 68K - Interface Timing Specification 89

Microprocessor Interface Timing - Reset Pulse Width 89

Package dimensions 90

225 Ball Plastic Ball Grid Array (Bottom View) 90

(19.0 x 19.0 x 1.0mm) 90

ORDERING INFORMATION 91

REVISIONS 91



PIN DESCRIPTION BY FUNCTION

RECEIVE SECTIONS

SIGNAL NAME	LEAD#	Түре	DESCRIPTION
RxON	K16	I	Receiver On - Harware Mode
			Writing a "1" to this pin in Hardware mode turns on the Receive Sections of all channels. Writing a "0" shuts off the Receiver Sections of all channels.
RLOS_0	C3	0	Receiver Loss of Signal for Channel_ 0:
			This output signal goes "High" for at least one RCLK_0 cycle to indicate loss of signal at the receive 0 input. RLOS will remain "High" for the entire duration of the Loss of Signal detected by the receiver logic. SEE"RECEIVER LOSS OF SIGNAL (RLOS)" ON PAGE 25.
DI 00 4	114		Receiver Loss of Signal for Channel _1
RLOS_1	H4		Receiver Loss of Signal for Channel 2
RLOS_2 RLOS_3	H15 A16		Receiver Loss of Signal for Channel _3
RLOS_3	V3		Receiver Loss of Signal for Channel _4
RLOS_4 RLOS 5	L2		Receiver Loss of Signal for Channel 5
RLOS_5	J15		Receiver Loss of Signal for Channel _6
RLOS_7	T15		Receiver Loss of Signal for Channel _7
RCLK 0	B3	0	Receiver Clock Output for Channel _0
RCLK_1	НЗ		Receiver Clock Output for Channel _1
RCLK_2	H16		Receiver Clock Output for Channel _2
RCLK_3	A17		Receiver Clock Output for Channel _3
RCLK_4	U3		Receiver Clock Output for Channel _4
RCLK_5	L3		Receiver Clock Output for Channel _5
RCLK_6	M15		Receiver Clock Output for Channel _6
RCLK_7	U16		Receiver Clock Output for Channel _7
RNEG_0	A2	0	Receiver Negative Data Output for Channel_0 - Dual-Rail mode
1.00/.0	4.0		This signal is the receive negative-rail output data.
LCV_0	A2		Line Code Violation Output for Channel_0 - Single-Rail mode
			This signal goes "High" for one RCLK_0 cycle to indicate a code violation is detected in the received data of Channel 0. If AMI coding is selected, every bipolar violation
			received will cause this pin to go "High".
RNEG 1	H2		Receiver Negative Data Output for Channel _1
LCV_1	112		Line Code Violation Output for Channel _1
RNEG 2	H18		Receiver Negative Data Output for Channel _2
LCV_2	1110		Line Code Violation Output for Channel _2
RNEG 3	B16		Receiver Negative Data Output for Channel _3
LCV_3	2.0		Line Code Violation Output for Channel _3
RNEG 4	T4		Receiver Negative Data Output for Channel _4
LCV 4			Line Code Violation Output for Channel _4
RNEG_5	M4		Receiver Negative Data Output for Channel _5
LCV_5			Line Code Violation Output for Channel _5
RNEG_6	M16		Receiver Negative Data Output for Channel _6
LCV_6			Line Code Violation Output for Channel _6
RNEG_7	V17		Receiver Negative Data Output for Channel _7
LCV_7			Line Code Violation Output for Channel _7

RE	<i>V</i>	1	n	1
/ II	ν.	Ι.	v.	

SIGNAL NAME	LEAD#	Түре	DESCRIPTION
RPOS_0	B2	0	Receiver Positive Data Output for Channel _0 - Dual-Rail mode
			This signal is the receive positive-rail output data sent to the Framer.
			Receiver NRZ Data Output for Channel _0 - Single-Rail mode
RDATA_0	B2		This signal is the receive output data.
			Receiver Positive Data Output for Channel _1
RPOS_1	G2		Receiver NRZ Data Output for Channel _1
RDATA_1			Receiver Positive Data Output for Channel _2
RPOS_2	D15		Receiver NRZ Data Output for Channel _2
RDATA_2			Receiver Positive Data Output for Channel _3
RPOS_3	B17		Receiver NRZ Data Output for Channel _3
RDATA_3			Receiver Positive Data Output for Channel _4
RPOS_4	U2		Receiver NRZ Data Output for Channel _4
RDATA_4			Receiver Positive Data Output for Channel _5
RPOS_5	M3		Receiver NRZ Data Output for Channel _5
RDATA_5			Receiver Positive Data Output for Channel _6
RPOS_6	L17		Receiver NRZ Data Output for Channel 6
RDATA_6			Receiver Positive Data Output for Channel _7
RPOS_7	T17		Receiver NRZ Data Output for Channel _7
RDATA_7			
RTIP_0	C1	ı	Receiver Differential Tip Input for Channel _0
			Positive differential receive input from the line
RTIP_1	G1		Receiver Differential Tip Input for Channel _1
RTIP_2	G18		Receiver Differential Tip Input for Channel _2
RTIP_3	C18		Receiver Differential Tip Input for Channel _3
RTIP_4	U1		Receiver Differential Tip Input for Channel _4
RTIP_5	L1		Receiver Differential Tip Input for Channel _5
RTIP_6	L18		Receiver Differential Tip Input for Channel _6
RTIP_7	T18		Receiver Differential Tip Input for Channel _7
RRING_0	D1	ı	Receiver Differential Ring Input for Channel _0
			Negative differential receive input from the line
RRING_1	F1		Receiver Differential Ring Input for Channel _1
RRING_2	F18		Receiver Differential Ring Input for Channel _2
RRING_3	D18		Receiver Differential Ring Input for Channel _3
RRING_4	T1		Receiver Differential Ring Input for Channel _4
RRING_5	M1		Receiver Differential Ring Input for Channel _5
RRING_6	M18		Receiver Differential Ring Input for Channel _6
RRING_7	R18		Receiver Differential Ring Input for Channel _7
RXMUTE	T12	I	Receive Data Muting
			When a LOS condition occurs, the outputs RPOS_n/RNEG_n will be muted, (forced to
			ground) to prevent data chattering.
			Tie this pin "Low" to disable the muting function. Notes:
			1. This pin is internally pulled "High" with a $50k\Omega$ resistor.
			2. In Hardware mode , all receive channels share the same RXMUTE control
			function.

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

SIGNAL NAME	LEAD #	TYPE		DES	CRIPTION					
RXRES1 RXRES0	R10 V10	1	Receive External Resistor Control Pins - Hardware mode Receive External Resistor Control Pin 1: Receive External Resistor Control Pin 0: These pins determine the value of the external Receive fixed resistor according to the following table:							
			RXRES	1 RXRESO	Required Fixed External RX Resistor					
			0	0	No External Fixed Resistor					
			0	1	240Ω					
			1	0	210Ω					
			1	1	150Ω					
			Note: These pins are	Note: These pins are internally pulled "Low" with a $50k\Omega$ resistor.						
RCLKE µPTS1	J16	ı	Receive Clock Edge - Hardware mode Set this pin "High" to sample RPOS_N/RNEG_n on the falling edge of RCLK_n. With this pin tied "Low", output data are updated on the rising edge of RCLK_n. Microprocessor Type Select Input pin 1 - Host mode This pin along with µPTS2 (pin 128) is used to select the microprocessor type. SEE"MICROPROCESSOR TYPE SELECT INPUT PINS - HOST MODE:" ON PAGE 12.							

TRANSMITTER SECTIONS

SIGNAL NAME	LEAD#	Түре	DESCRIPTION
E	L15	ı	Transmit Clock Edge - Hardware mode
			Set this pin "High" to sample transmit input data on the rising edge of TCLK_n. With this pin tied "Low", input data are sampled on the falling edge of TCLK_n.
			Microprocessor Type Select Input pin 2 - Host mode
μPTS2	L15		This pin along with µPTS1 (pin 133) selects the microprocessor type. SEE"MICRO-PROCESSOR TYPE SELECT INPUT PINS - HOST MODE:" ON PAGE 12.
			Note: This pin is internally pulled "Low" with a 50kΩ resistor.
TTIP_0	E3	0	Transmitter Tip Output for Channel _0
			Positive differential transmit output to the line.
TTIP_1	G4		Transmitter Tip Output for Channel _1
TTIP_2	F17		Transmitter Tip Output for Channel _2
TTIP_3	C16		Transmitter Tip Output for Channel _3
TTIP_4	R2		Transmitter Tip Output for Channel _4
TTIP_5	N2		Transmitter Tip Output for Channel _5
TTIP_6	N16		Transmitter Tip Output for Channel _6
TTIP_7	P16		Transmitter Tip Output for Channel _7

EXAR Powering Connectivity

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.1

SIGNAL NAME	LEAD#	Түре	DESCRIPTION	
TRING_0	E2	0	Transmitter Ring Output for Channel _0	
			Negative differential transmit output to the line.	
TRING_1	F3		Transmitter Ring Output for Channel _1	
TRING_2	F15		Transmitter Ring Output for Channel _2	
TRING_3	E16		Transmitter Ring Output for Channel _3	
TRING_4	P2		Transmitter Ring Output for Channel _4	
TRING_5	N4		Transmitter Ring Output for Channel _5	
TRING_6	R15		Transmitter Ring Output for Channel _6	
TRING_7	P17		Transmitter Ring Output for Channel _7	
TPOS_0	C5	ı	Transmitter Positive Data Input for Channel _0 - Dual-Rail mode	
			This signal is the positive-rail input data for transmitter 0.	
TDATA_0			Transmitter 0 Data Input - Single-Rail mode	
			This pin is used as the NRZ input data for transmitter 0.	
TPOS_1	A4		Transmitter Positive Data Input for Channel _1	
TDATA_1			Transmitter 1 Data Input	
TPOS_2	B14		Transmitter Positive Data Input for Channel _2	
TDATA_2			Transmitter 2 Data Input	
TPOS_3	D14		Transmitter Positive Data Input for Channel _3	
TDATA_3			Transmitter 3 Data Input	
TPOS_4	V4		Transmitter Positive Data Input for Channel _4	
TDATA_4			Transmitter 4 Data Input	
TPOS_5	U5		Transmitter Positive Data Input for Channel _5	
TDATA_5			Transmitter 5 Data Input	
TPOS_6	V15		Transmitter Positive Data Input for Channel _6	
TDATA_6			Transmitter 6 Data Input	
TPOS_7	T14		Transmitter Positive Data Input for Channel _7	
TDATA_7			Transmitter 7 Data Input	
			Note: Internally pulled "Low" with a $50k\Omega$ resistor for each channel.	

SIGNAL NAME	LEAD#	Түре	DESCRIPTION
TNEG_0	C4	ı	Transmitter Negative NRZ Data Input for Channel _0 Dual-Rail mode This signal is the negative-rail input data for transmitter 0. Single-Rail mode This pin can be left unconnected.
CODES_0	C4		Coding Select for Channel _0 - Hardware mode and Single-Rail mode Connecting this pin "Low" enables HDB3 in E1 or B8ZS in T1 encoding and decoding for Channel _0. Connecting this pin "High" selects AMI data format.
TNEG_1	B5		Transmitter Negative NRZ Data Input for Channel _1 Coding Select for Channel _1
CODES_1 TNEG_2	D13		Transmitter Negative NRZ Data Input for Channel _2 Coding Select for Channel _2
CODES_2 TNEG_3	B15		Transmitter Negative NRZ Data Input for Channel _3 Coding Select for Channel _3
CODES_3 TNEG_4	U4		Transmitter Negative NRZ Data Input for Channel _4 Coding Select for Channel _4
CODES_4 TNEG_5 CODES_5	V5		Transmitter Negative NRZ Data Input for Channel _5 Coding Select for Channel _5
TNEG_6	U14		Transmitter Negative NRZ Data Input for Channel _6 Coding Select for Channel _6
CODES_6 TNEG_7	R14		Transmitter Negative NRZ Data Input for Channel _7 Coding Select for Channel _7
CODES_7			Note: Internally pulled "Low" with a $50k\Omega$ resistor for each channel.
TCLK_0	B4	I	Transmitter Clock Input for Channel _0 - Host mode and Hardware mode E1 rate at 2.048MHz ± 50ppm. T1 rate at 1.544MHz ± 32ppm. During normal operation TCLK_0 is used for sampling input data at TPOS_0/ TDATA_0 and TNEG_0/CODES_0 while MCLK is used as the timing reference for the transmit pulse shaping circuit. Transmitter Clock Input for Channel _1
TCLK_1	A3		Transmitter Clock Input for Channel _2 Transmitter Clock Input for Channel _3
TCLK_2 TCLK_3	A15 C14		Transmitter Clock Input for Channel _4
TCLK_4	T3		Transmitter Clock Input for Channel _5
TCLK_5	T5		Transmitter Clock Input for Channel _6
TCLK_6 TCLK_7	V16 U15		Transmitter Clock Input for Channel _7 Note: Internally pulled "Low" with a 50kΩ resistor for all channels.

REV. 1.0.1

SIGNAL NAME	LEAD#	Түре	DESCRIPTION
TAOS_0	D6	I	Transmit All Ones for Channel _0 - Hardware mode Setting this pin "High" enables the transmission of an "All Ones" Pattern from Channel _0. A "Low" level stops the transmission of the "All Ones" Pattern. Transmit All Ones for Channel _1
TAOS_1 TAOS_2 TAOS_3 TAOS_4 TAOS_5 TAOS_6 TAOS_7	B6 A5 C6 T6 U6 V6 R6		Transmit All Ones for Channel _2 Transmit All Ones for Channel _3 Transmit All Ones for Channel _4 Transmit All Ones for Channel _5 Transmit All Ones for Channel _6 Transmit All Ones for Channel _7 Note: Internally pulled "Low" with a 50kΩ resistor for all channels.
TXON_0 TXON_1 TXON_2 TXON_3 TXON_4 TXON_5 TXON_6 TXON_7	D12 C12 B12 V13 U13 R12 R13		Transmitter Turn On for Channel _0 Hardware mode Setting this pin "High" turns on the Transmit and Receive Sections of Channel _0. When TXON_0 = "0" then TTIP_0 and TRING_0 driver outputs will be tri-stated. In Host mode The TXON_n bits in the channel control registers turn each channel Transmit and Receive section ON or OFF. However, control of the on/off function can be transferred to the Hardware pins by setting the TXONCNTL bit (bit 7) to "1" in the register at address hex 0x82. Transmitter Turn On for Channel _1 Transmitter Turn On for Channel _2 Transmitter Turn On for Channel _3 Transmitter Turn On for Channel _4 Transmitter Turn On for Channel _5 Transmitter Turn On for Channel _6 Transmitter Turn On for Channel _7 Note: Internally pulled "Low" with a 50kΩ resistor for all channels.



OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

MICROPROCESSOR INTERFACE

SIGNAL NAME	LEAD#	Түре	DESCRIPTION	
HW_HOST	T10	I	Mode Control Input	
			This pin selects Hardware or Host mode . Leave this pin unconnected or tie "High" to select Hardware mode .	
			For Host mode , this pin must be tied "Low".	
			Note: Internally pulled "High" with a $50k\Omega$ resistor.	
WR_R/W	D7	I	Write Input (Read/Write) - Host mode: Intel bus timing: A "Low" pulse on WR selects a write operation when CS pin is "Low". Motorola bus timing: A "High" pulse on R/W selects a read operation and a "Low"	
EQC0	D7		pulse on R/W selects a write operation when \overline{CS} is "Low". Equalizer Control Input pin 0 - Hardware mode Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE "RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 31. Note: Internally pulled "Low" with a 50kΩ resistor.	
RD_DS	C7	I	Read Input (Data Strobe) - Host mode	
EQC1	C 7		Intel bus timing: A "Low" pulse on RD selects a read operation when the CS pin is "Low". Motorola bus timing: A "Low" pulse on DS indicates a read or write operation when the CS pin is "Low". Equalizer Control Input pin 1 - Hardware mode Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE"RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 31. Note: Internally pulled "Low" with a 50kΩ resistor.	
ALE_AS	A7	ı	Address Latch Input (Address Strobe) - Host mode Intel bus timing: The address inputs are latched into the internal register on the falling edge of ALE. Motorola bus timing: The address inputs are latched into the internal register on the falling edge of AS.	
EQC2	A7		Equalizer Control Input pin 2 - Hardware mode Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE"RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 31. Note: Internally pulled "Low" with a 50kΩ resistor.	
CS	B7	I	Chip Select Input - Host mode:	
EQC3	В7		This signal must be "Low" in order to access the parallel port. Equalizer Control Input pin 3 - Hardware mode: Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE"RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 31. Note: Internally pulled "Low" with a 50kΩ resistor.	



SIGNAL NAME	LEAD#	Түре			DESCRIPTION		
RDY_DTACK	A6 A6	ı	Ready Output (Data Transfer Acknowledge Output) - Host mode Intel bus timing: RDY is asserted "High" to indicate the device has completed a read or write operation. Motorola bus timing: DTACK is asserted "Low" to indicate the device has completed a read or write cycle. Equalizer Control Input pin 4 - Hardware mode Pins EQC0, EQC1, EQC2, EQC3 and EQC4 select the Receive Equalizer and Transmitter Line Build Out. SEE"RECEIVE EQUALIZER CONTROL AND TRANSMIT LINE BUILD-OUT SETTINGS" ON PAGE 31. Note: Internally pulled "Low" with a 50kΩ resistor.				
μPTS1 μPTS2	J16 L15	ı	Microprocessor Microprocessor Microprocessor	Type Select			
			μPTS2	μPTS1	µ Р Туре		
			0	0	Intel 8051 Asynchronous		
			0	1	Motorola Asynchronous		
			1	0	Power PC Synchronous		
			1	1	MPC8xx Motorola Synchronous		
RCLKE TCLKE	J16 L15		Transmit Clock SEE"TRANSM	E CLOCK E Edge - Hardv IIT CLOCK I	DGE - HARDWARE MODE" ON PAGE 7.		
D[7] D[6] D[5] D[4] D[3] D[2] D[1] D[0]/SDO LOOP1_4 LOOP0_4 LOOP1_5 LOOP0_5 LOOP1_6 LOOP1_7	T7 U7 V8 V9 U8 U9 R7 T7 U7 V8 V9 U8 U9	I/O	Data Bus[7] Data Bus[6] Data Bus[5] Data Bus[4] Data Bus[3] Data Bus[2] Data Bus[0] if S or Serial Data Ir Loop-back Com Pins 67-74 and 1 SEE"LOOP-Back PAGE 17.	ER_PAR = 0 nput if SER_P trol Pins, Bits 173-180 contro ACK CONTE	Data Bus Pins - Host mode AR = 1 S [1:0] Channel_[7:4] - Hardware Mode of which Loop-Back mode is selected per channel. ROL PINS, BITS [1:0] CHANNEL_[7:0]" ON with a 50kΩ resistor for all channels.		

SIGNAL NAME	LEAD#	Түре	DESCRIPTION
			Microprocessor Interface Address Bus Pins - Host mode:
A[7]	A12	I	Microprocessor Interface Address Bus[7]
A[6]	B11		Microprocessor Interface Address Bus[6]
A[5]	C11		Microprocessor Interface Address Bus[5]
A[4]	D11		Microprocessor Interface Address Bus[4]
A[3]	A11		Microprocessor Interface Address Bus[3]
A[2]	B10		Microprocessor Interface Address Bus[2]
A[1]	A10		Microprocessor Interface Address Bus[1]
A[0]/SDI	C10		Microprocessor Interface Address Bus[0] if SER_PAR = 0
			or Serial Data Input if SER_PAR = 1
			Loop-back Control Pins, Bits [1:0] Channel_[3:0]
LOOP1_3	A12		In Hardware mode , pins 67-74 and 173-180 control which Loop-Back mode is
LOOP0_3	B11		selected per channel. SEE"LOOP-BACK CONTROL PINS, BITS [1:0]
LOOP1_2	C11		CHANNEL_[7:0]" ON PAGE 17.
LOOP0_2	D11		Note: These pins are internally pulled "Low" with a $50k\Omega$ resistor.
LOOP1_1	A11		
LOOP0_1	B10		
LOOP1_0	A10		
LOOP0_0	C10		
μPCLK/SCLK	T13	ı	Microprocessor Clock Input - Host Mode:
			μ PCLK - Input clock for synchronous parrallel microprocessor operation. Maximum clock rate is 54 MHz, SER_PAR = 0
			SCLK - Input serial clock for SPI interface, SER_PAR = 1
			Note: This pin is internally pulled "Low" with a 50kΩ resistor for asynchronous microprocessor interface when no clock is present.
ATAOS	T13		Automatic Transmit "All Ones" - Hardware mode
			This pin functions as an Automatic Transmit "All Ones". SEE"AUTOMATIC TRANSMIT "ALL ONES" PATTERN - HARDWARE MODE" ON PAGE 16.
INT	L16	0	Interrupt Output - Host mode
			This pin goes "Low" to indicate an alarm condition has occurred within the device. Interrupt generation can be globally disabled by setting the GIE bit to a "0" in the command control register.
TRATIO	L16	ı	Transmitter Transformer Ratio Select - Hardware mode
			TRATIO is Not Supported in the 83VL38. This pin is for INT only. Note: This pin is an open drain output and requires an external $10k\Omega$ pull-up
			resistor.


REV. 1.0.1

JITTER ATTENUATOR

Signal Name	LEAD#	Түре		DESCRIPTION				
JASEL0 JASEL1	A14 B13	ı	Jitter Attenu Jitter Attenu JASEL[1:0] p	Jitter Attenuator Select Pins Hardware Mode Jitter Attenuator select Bit 0 Jitter Attenuator select Bit 1 JASEL[1:0] pins are used to place the jitter attenuator in the transmit path, the receive path or to disable it.				
				JASEL1	JASEL0	JA PATH		
				0	0	Disabled		
				0	1	Transmit Path		
				1	0	Receive Path		
				1	1	Rx & Tx Paths		
			Note: Thes	se pins are inte	ernally pulled	"Low" with 50k Ω resistors.	-	

CLOCK SYNTHESIZER

Signal Name	LEAD#	Түре	DESCRIPTION
MCLKOUT	H1	0	Synthesized Master Clock Output
			This signal is the output of the Master Clock Synthesizer PLL which is at T1 or E1 rate based upon the mode of operation.
MCLKT1	K1	I	T1 Master Clock Input This signal is an independent 1.544MHz clock for T1 systems with accuracy better than ±50ppm and duty cycle within 40% to 60%. MCLKT1 is used in the T1 mode. Notes: 1. All channels of the XRT83VL38 must be operated at the same clock rate,
			either T1, E1 or J1. 2. See pin 26 description for further explanation for the usage of this pin. 3. Internally pulled "Low" with a 50kΩ resistor.
MCLKE1	J1	ı	 E1 Master Clock Input A 2.048MHz clock for with an accuracy of better than ±50ppm and a duty cycle of 40% to 60% can be provided at this pin. In systems that have only one master clock source available (E1 or T1), that clock should be connected to both MCLKE1 and MCLKT1 inputs for proper operation. NOTES: All channels of the XRT83VL38 must be operated at the same clock rate, either T1, E1 or J1. Internally pulled "Low" with a 50kΩ resistor.





SIGNAL NAME	LEAD#	Түре	DESCRIPTION						
CLKSEL0	A8	I	Clock Selec	t inputs fo	r Master Cl	ock Synthe	sizer - Har	dware mode	
CLKSEL1	B8		CLKSEL[2:0] are input s	ignals to a _l	programma	ble frequen	cy synthesize	r that can be
CLKSEL2	C8		used to generate a master clock from an external accurate clock source according t the table below.						
			In Hardware mode , the MCLKRATE control signal is generated from the state of EQC[4:0] inputs. In Host mode , the state of these pins are ignored and the master frequency PLL is controlled by the corresponding interface bits. See Table 40 register address 10000001						
									•
			MCLKE1 kHz	MCLKT1 kHz	CLKSEL 2	CLKSEL1	CLKSEL0	MCLKRATE	CLKOUT kHz
			2048	2048	0	0	0	0	2048
			2048	2048	0	0	0	1	1544
			2048	1544	0	0	0	0	2048
			1544	1544	0	0	1	1	1544
			1544	1544	0	0	1	0	2048
			1077		-	· -		Ŭ	2040

EXAR Powering Connectivity

OCTAL T1/E1/J1 LH/SH TRANSCEIVER WITH CLOCK RECOVERY AND JITTER ATTENUATOR

REV. 1.0.1

ALARM FUNCTIONS/REDUNDANCY SUPPORT

Channel _0, or no transmit output pulse is detected for more than 128 TCLK_0 cycle DMO_1	SIGNAL NAME	LEAD#	Түре	DESCRIPTION
and 24 gauge wire for all channels. NOTE: Internally pulled "Low" with a 50kΩ resistor. DMO_0 D5 Driver Failure Monitor Channel _0: This pin transitions "High" if a short circuit condition is detected in the transmit driver Channel _0, or no transmit output pulse is detected for more than 128 TCLK_0 cycle Driver Failure Monitor Channel _1 DMO_1 DMO_2 C15 DMO_3 C13 DMO_4 R5 DMO_5 DMO_5 DMO_6 U17 DMO_7 V14 ATAOS T13 I Automatic Transmit "All Ones" Pattern - Hardware Mode A "High" level on this pin enables the automatic transmission of an "All Ones" AMI ptern from the transmitter of any channel that the receiver of that channel has detect an LOS condition. A "Low" level on this pin disables this function. Note: All channels share the same ATAOS control function. Microprocessor Clock Input - Host mode SEE"MICROPROCESSOR CLOCK INPUT - HOST MODE:" ON PAGE 1: NOTE: This pin is internally pulled "Low" for asynchronous microprocessor interfice when no clock is present. I TRATIO L16 I Transmitter Transformer Ratio Select - Hardware mode TRATIO is Not Supported in the 83VL38. This pin is for INT only Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT	GAUGE	J18	I	_
Note: Internally pulled "Low" with a 50kΩ resistor. DMO_0				
This pin transitions "High" if a short circuit condition is detected in the transmit driver Channel _0, or no transmit output pulse is detected for more than 128 TCLK_0 cycle Driver Failure Monitor Channel _1 DMO_1				
Channel _0, or no transmit output pulse is detected for more than 128 TCLK_0 cycle DMO_1	DMO_0	D5	0	Driver Failure Monitor Channel _0:
DMO_1 D4 DMO_2 C15 DMO_3 C13 DMO_4 R5 DMO_5 P4 DMO_6 U17 DMO_7 V14 ATAOS T13 I Automatic Transmit "All Ones" Pattern - Hardware Mode A "High" level on this pin enables the automatic transmission of an "All Ones" All channel has detect an LOS condition. A "Low" level on this pin disables this function. Note: All channels share the same ATAOS control function. Microprocessor Clock Input - Host mode SEE"MICROPROCESSOR CLOCK INPUT - HOST MODE:" ON PAGE 1: Note: This pin is internally pulled "Low" for asynchronous microprocessor interfawhen no clock is present. TRATIO L16 I Transmitter Transformer Ratio Select - Hardware mode TRATIO is Not Supported in the 83VL38. This pin is for INT only Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT				This pin transitions "High" if a short circuit condition is detected in the transmit driver of Channel _0, or no transmit output pulse is detected for more than 128 TCLK_0 cycles.
DMO_2 C15 DMO_3 C13 DMO_4 R5 DMO_5 P4 DMO_6 U17 DMO_7 V14 ATAOS T13 I Automatic Transmit "All Ones" Pattern - Hardware Mode A "High" level on this pin enables the automatic transmission of an "All Ones" AMI pitern from the transmitter of any channel that the receiver of that channel has detect an LOS condition. A "Low" level on this pin disables this function. Microprocessor Clock Input - Host mode PCLK/SCLK T13 I Transmiter Transformer Ratio Select - Hardware mode TRATIO L16 I Transmiter Transformer Ratio Select - Hardware mode TRATIO is Not Supported in the 83VL38. This pin is for INT only Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT				_
Driver Failure Monitor Channel _4 DMO_4 R5 DMO_5 P4 DMO_6 U17 DMO_7 V14 ATAOS T13 I Automatic Transmit "All Ones" Pattern - Hardware Mode A "High" level on this pin enables the automatic transmission of an "All Ones" AMI patern from the transmitter of any channel that the receiver of that channel has detect an LOS condition. A "Low" level on this pin disables this function. Note: All channels share the same ATAOS control function. Microprocessor Clock Input - Host mode SEE"MICROPROCESSOR CLOCK INPUT - HOST MODE:" ON PAGE 13 NOTE: This pin is internally pulled "Low" for asynchronous microprocessor interfawhen no clock is present. TRATIO L16 I Transmitter Transformer Ratio Select - Hardware mode TRATIO is Not Supported in the 83VL38. This pin is for INT only Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT	_			-
DMO_4 DMO_5 DMO_6 DMO_6 DMO_7 DMO_7 DMO_7 T13 Driver Failure Monitor Channel _5 Driver Failure Monitor Channel _6 Driver Failure Monitor Channel _7 ATAOS T13 Automatic Transmit "All Ones" Pattern - Hardware Mode A "High" level on this pin enables the automatic transmission of an "All Ones" AMI ptern from the transmitter of any channel that the receiver of that channel has detect an LOS condition. A "Low" level on this pin disables this function. Note: All channels share the same ATAOS control function. Microprocessor Clock Input - Host mode SEE"MICROPROCESSOR CLOCK INPUT - HOST MODE:" ON PAGE 1: Note: This pin is internally pulled "Low" for asynchronous microprocessor interfawhen no clock is present. TRATIO L16 I Transmitter Transformer Ratio Select - Hardware mode TRATIO is Not Supported in the 83VL38. This pin is for INT only Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT	_			_
DMO_5 DMO_6 DMO_7 DMO_7 DMO_7 T13 I Automatic Transmit "All Ones" Pattern - Hardware Mode A "High" level on this pin enables the automatic transmission of an "All Ones" AMI ptern from the transmitter of any channel that the receiver of that channel has detect an LOS condition. A "Low" level on this pin disables this function. Note: All channels share the same ATAOS control function. Microprocessor Clock Input - Host mode SEE"MICROPROCESSOR CLOCK INPUT - HOST MODE:" ON PAGE 1: Note: This pin is internally pulled "Low" for asynchronous microprocessor interface when no clock is present. TRATIO L16 I Transmitter Transformer Ratio Select - Hardware mode TRATIO is Not Supported in the 83VL38. This pin is for INT only Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT Output - Host mode	_			_
DMO_6 DMO_7 V14 ATAOS T13 I Automatic Transmit "All Ones" Pattern - Hardware Mode A "High" level on this pin enables the automatic transmission of an "All Ones" AMI ptern from the transmitter of any channel that the receiver of that channel has detect an LOS condition. A "Low" level on this pin disables this function. Note: All channels share the same ATAOS control function. Microprocessor Clock Input - Host mode SEE"MICROPROCESSOR CLOCK INPUT - HOST MODE:" ON PAGE 13 Note: This pin is internally pulled "Low" for asynchronous microprocessor interface when no clock is present. TRATIO L16 I Transmitter Transformer Ratio Select - Hardware mode TRATIO is Not Supported in the 83VL38. This pin is for INT only Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT	_			-
ATAOS T13 I Automatic Transmit "All Ones" Pattern - Hardware Mode A "High" level on this pin enables the automatic transmission of an "All Ones" AMI ptern from the transmitter of any channel that the receiver of that channel has detect an LOS condition. A "Low" level on this pin disables this function. Note: All channels share the same ATAOS control function. Microprocessor Clock Input - Host mode SEE"MICROPROCESSOR CLOCK INPUT - HOST MODE:" ON PAGE 13 NOTE: This pin is internally pulled "Low" for asynchronous microprocessor interfawhen no clock is present. TRATIO L16 I Transmitter Transformer Ratio Select - Hardware mode TRATIO is Not Supported in the 83VL38. This pin is for INT only Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT	_	U17		Driver Failure Monitor Channel _7
A "High" level on this pin enables the automatic transmission of an "All Ones" AMI ptern from the transmitter of any channel that the receiver of that channel has detect an LOS condition. A "Low" level on this pin disables this function. Note: All channels share the same ATAOS control function. Microprocessor Clock Input - Host mode SEE"MICROPROCESSOR CLOCK INPUT - HOST MODE:" ON PAGE 1: Note: This pin is internally pulled "Low" for asynchronous microprocessor interfawhen no clock is present. TRATIO L16 I Transmitter Transformer Ratio Select - Hardware mode TRATIO is Not Supported in the 83VL38. This pin is for INT only Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT	DMO_7	V14		
tern from the transmitter of any channel that the receiver of that channel has detect an LOS condition. A "Low" level on this pin disables this function. Note: All channels share the same ATAOS control function. Microprocessor Clock Input - Host mode SEE"MICROPROCESSOR CLOCK INPUT - HOST MODE:" ON PAGE 13 NOTE: This pin is internally pulled "Low" for asynchronous microprocessor interfawhen no clock is present. TRATIO L16 I Transmitter Transformer Ratio Select - Hardware mode TRATIO is Not Supported in the 83VL38. This pin is for INT only Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT	ATAOS	T13	I	
Note: All channels share the same ATAOS control function. Microprocessor Clock Input - Host mode SEE"MICROPROCESSOR CLOCK INPUT - HOST MODE:" ON PAGE 13 Note: This pin is internally pulled "Low" for asynchronous microprocessor interface when no clock is present. I Transmitter Transformer Ratio Select - Hardware mode TRATIO is Not Supported in the 83VL38. This pin is for INT only Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT				tern from the transmitter of any channel that the receiver of that channel has detected
 μPCLK/SCLK T13 SEE"MICROPROCESSOR CLOCK INPUT - HOST MODE:" ON PAGE 13 Note: This pin is internally pulled "Low" for asynchronous microprocessor interface when no clock is present. TRATIO L16 Transmitter Transformer Ratio Select - Hardware mode TRATIO is Not Supported in the 83VL38. This pin is for INT only Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT 				· ·
Note: This pin is internally pulled "Low" for asynchronous microprocessor interface when no clock is present. I Transmitter Transformer Ratio Select - Hardware mode TRATIO is Not Supported in the 83VL38. This pin is for INT only Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT				Microprocessor Clock Input - Host mode
NOTE: This pin is internally pulled "Low" for asynchronous microprocessor interfarence when no clock is present. I Transmitter Transformer Ratio Select - Hardware mode TRATIO is Not Supported in the 83VL38. This pin is for INT only Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT	uPCLK/SCLK	T13		SEE"MICROPROCESSOR CLOCK INPUT - HOST MODE:" ON PAGE 13.
TRATIO is Not Supported in the 83VL38. This pin is for INT only Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT				Note: This pin is internally pulled "Low" for asynchronous microprocessor interface when no clock is present.
Interrupt Output - Host mode This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT	TRATIO	L16	I	
This pin is asserted "Low" to indicate an alarm condition. SEE"INTERRUPT OUT				· · · · · · · · · · · · · · · · · · ·
				• •
			_	Note: This pin is an open drain output and requires an external $10k\Omega$ pull-up resistor.
INT L16 O			0	
RESET T8 I Hardware Reset (Active "Low"):	RESET	T8	I	· · · · · · · · · · · · · · · · · · ·
When this pin is tied "Low" for more than 10μs, the device is put in the reset state.				
Exar recommends initiating a Harware reset upon power up. Note: This pin is internally pulled "High" with a $50k\Omega$ resistor.				
	CD/DD	17.4		, , , , , ,
SR/DR K4 I Single-Rail/Dual-Rail Data Format:	SK/DK	K4	ı	Single-Rail/Dual-Rail Data Format: Connect this pin "Low" to select transmit and receive data format in Dual-Rail mode .
In this mode, HDB3 or B8ZS encoder and decoder are not available.				
Connect this pin "High" to select single-rail data format.				
Note: Internally pulled "Low" with a 50kΩ resistor.				



SIGNAL NAME	LEAD#	Түре			DESCRIPTION
			Loop-back Control P	ine Rite [1:6	01 Channel [7:0]
LOOP1 0	A10	1	Loop-back Control b		
LOOP0 0	C10	-	Loop-back Control b	-	_
LOOP1_1	A11		Loop-back Control b	-	_
LOOP0_1	B10		Loop-back Control b		
LOOP1_2	C11		Loop-back Control b	it 1, Channe	I_2
LOOP0_2	D11		Loop-back Control b	it 0, Channe	I_2
LOOP1_3	A12		Loop-back Control b	it 1, Channe	I_3
LOOP0_3	B11		Loop-back Control b		_
LOOP1_4	T7		Loop-back Control b		_
LOOP0_4	U7		Loop-back Control b	-	-
LOOP1_5	V7		Loop-back Control b		
LOOP0_5	V8		Loop-back Control b		_
LOOP1_6 LOOP0_6	V9 U8		Loop-back Control b	=	-
LOOP0_6 LOOP1_7	U9		Loop-back Control b		_
LOOP1_7	R7		Loop-back Control b		_
2001 0_7	117		•	-	trol the Loop-Back mode for each channel in per
			the following table.	p	
			LOOP1_n	LOOP0_n	MODE
			0	0	Normal Mode No Loop-Back Channel_r
			0	1	Local Loop-Back Channel_n
			1	0	Remote Loop-Back Channel_n
			1	1	Digital Loop-Back Channel_n
A[1] A[0]/SDI	A10 C10		•		and Data Bus Pins D[7:0] - Host mode
A[3]	A11				dress and data bus pins. SEE"MICROPROCES-
A[2]	B10				BUS PINS - HOST MODE:" ON PAGE 13. and rite Data Bus Pins - Host mode" on
A[5]	C11		page 12.	ou neau/w	The Data Bus Fills - Host Hode on
A[4]	D11			internally ni	ılled "Low" with a 50k Ω resistor.
A[7]	A12		1.13121 THOSE PINS ARE		Low With a constroom.
A[6]	B11				
D[7]	T7				
D[6]	U7				
D[5]	V7				
D[4]	V8 V9				
D[3] D[2]	U8				
D[2] D[1]	U9				
D[0]/SDO	R7				



SIGNAL NAME	LEAD#	Түре		D	ESCRIPTION	
EQC4	A6	I	Equalizer Control Input	4 - Hardware	mode	
			This pin together with pin transmit line build-out (LE the T1, E1 or J1 clock rat AND TRANSMIT LINE of Transmit Equalizer Co Equalizer Control Input Equalizer Control Input Equalizer Control Input Equalizer Control Input	BO) and receives. SIE BUILD-OU ntrol bits.	ve monitoring while op EE"RECEIVE EQUA	erating at one of either
EQC3	B7		Equalizer Control Input	0		
EQC2	A7	i	Notes:			
EQC1	C7	1	1. In Hardware n controls function		smit channels share	the same pulse setting
EQC0	D7	I		an XRT83VL	38 must operate at th	e same clock rate, either
RDY_DTACK	A6	0	In Host mode , these pins		ous microprocessor fu	nctions SEE"MICRO-
CS_ ALE AS	B7 A7	!	PROCESSOR INTERI			notions. GLL inforto
RD DS	C7	i	Note: Internally pulled "	Low" with a 50	0 k Ω resistor.	
WR_R/W	D7	I				
RXTSEL	U11		In Host mode, the RXTS receiver termination is extransferred to the Hardware mode. In Host mode, the RXTS receiver termination is extransferred to the Hardware mode. Note: This pin is internal.	nn this pin is "L for. When "Hig mbination of in be below. de all channel RXTSEL 0 1 SEL_n bits in t sternal or inter are pin by setten	th", the receive terminanternal and external restricted and external restrict	isters determine if the bit on of RXTSEL can be bit 6) to "1" in the register
TXTSEL	V11	ı	Transmit Termination S When this pin is "Low" th resistor. When "High", the	e transmit line	termination is determ	
				TXTSEL	TX Termination	
				0	External	
				1	Internal	
			2. This pin is interi	nally pulled "L	ternal termination in E ow" with a 50kΩ resist els share the same TX	·



SIGNAL NAME	LEAD#	Түре	DESCRIPTION				
TERSEL1 TERSEL0	T11 R11	I	Termination Impedance Select bit 1: Termination Impedance Select bit 0: In the Hardware mode and in the internal termination mode (TXTSEL="1" and RXT-SEL="1") TERSEL[1:0] control the transmit and receive termination impedance according to the following table.				
			TERSEL1 TERSEL0 Termination				
			0 0 100Ω				
			0 1 110Ω				
			1 0 75Ω				
			1 1 120Ω				
			completely by internal resistors or by the combination of internal and one fixed external resistor (see description of RXRES[1:0] pins). In the internal termination mode the transformer ratio of 1:2 and 1:1 is required for transmitter and receiver respectively with the transmitter output AC coupled to the transformer. **Notes:* 1. This pin is internally pulled "Low" with a 50kΩ resistor. 2. In **Hardware mode*, all channels share the same TERSEL control function. 3. In the external termination mode a 1:2 transformer ratio must be used for the transmitter.				
TEST	U12	I	Manufacturing Test: Note: For normal operation this pin must be tied to ground.				
ІСТ	V12	I	In-Circuit Testing (Active "Low"): When this pin is tied "Low", all output pins are forced to a high impedance state for incircuit testing. Pulling RESET and ICT pins "Low" simultaneously will put the chip in factory test mode. This condition should not be permitted during normal operation. Note: This pin is internally pulled "High" with a 50kΩ resistor.				

REV. 1.0.1

SERIAL MICROPROCESSOR INTERFACE

SIGNAL NAME	BGA LEAD#	Түре	DESCRIPTION
SER_PAR	P18	I	Serial/Parallel Select Input (Host Mode Only) This pin is used in the Host mode to select between the parallel microprocessor or serial interface. By default, the Host mode operates in the parallel microprocessor mode. To configure the device for a serial interface, this pin must be pulled "Hlgh". Note: Internally pulled "Low" with a 50kΩ resistor.
SCLK	T13	ı	Serial Clock Input (Host Mode Only) If Pin SER_PAR is pulled "High", this input pin is used the timing reference for the serial microprocessor interface. See the Microprocessor Section of this datasheet for details.
SDI	C10	I	Serial Data Input (Host Mode Only) If Pin SER_PAR is pulled "High", this input pin from the serial interface is used to input the serial data for Read and Write operations. See the Microprocessor Section of this datasheet for details.
SDO	R7	0	Serial Data Output (Host Mode Only) If Pin SER_PAR is pulled "High", this output pin from the serial interface is used to read back the regsiter contents. See the Microprocessor Section of this datasheet for details.
TDO	B1		Test Data Out This pin is used as the output data pin for the boundary scan chain.
TDI	R1		Test Data In This pin is used as the input data pin for the boundary scan chain. For normal operation, this pin should be pulled "High". Note: Internally pulled "High" with a $50k\Omega$ resistor.
TCK	N1		Test Clock Input This pin is used as the input clock source for the boundary scan chain. For normal operation, this pin should be pulled "High". Note: Internally pulled "High" with a $50k\Omega$ resistor.
TMS	E1		Test Mode Select This pin is used as the input mode select for the boundary scan chain. For normal operation, this pin should be pulled "High". Note: Internally pulled "High" with a $50k\Omega$ resistor.
SENSE	N18	0	Factory Test Pin This pin shpould be left floating.

POWER AND GROUND

SIGNAL NAME	LEAD#	Түре	DESCRIPTION
TGND_0	D3	****	Transmitter Analog Ground for Channel _0
TGND_1	F2		It is recomended that all ground pins form this device be tied together.
TGND_2	E15		
TGND_3	C17		
TGND_4	R3		
TGND_5	P3		
TGND_6	T16		
TGND_7	R16		
TVDD_0	E4	****	Transmitter Analog Power Supply (3.3V ± 5%)
TVDD_1	F4		TVDD can be shared with DVDD. However, it is recommended that TVDD be iso-
TVDD_2	F16		lated from the analog supply RVDD. For best results use an internal power plane
TVDD_3	E17		for isolation. If an internal power plane is not available, a ferite bead can be used.
TVDD_4	R4		Each power supply pin should be bypassed to ground with an external 0.1uf capci-
TVDD_5	P1		tor.
TVDD 6	N15		
TVDD_7	P15		
RVDD_0	C2	****	Receiver Analog Positive Supply (3.3V± 5%)
RVDD_1	E5		RVDD should not be shared with any other supply. It is recommended that RVDD
RVDD 2	G16		be isolated from the digital supply DVDD and the analog power supply TVDD. For
RVDD 3	D16		best results use an internal power plane for isolation. If an internal power plane is
RVDD 4	V2		not available, a ferite bead can be used. Each power supply pin should be
RVDD_5	N3		bypassed to ground with an external 0.1uf capcitor.
RVDD 6	N17		
RVDD_7	U18		
RGND 0	D2	****	Receiver Analog Ground for Channel_0
RGND 1	G3		It is recomended that all ground pins form this device be tied together.
RGND 2	G17		
RGND_3	D17		
RGND_4	T2		
RGND 5	M2		
RGND 6	M17		
RGND_7	R17		
AVDD	K17	***	Analog Positive Supply (1.8V± 5%)
	J3		AVDD should be isolated from other supplies. For best results use an internal
	J2		power plane for isolation. If an internal power plane is not available, a ferite bead
			can be used. Each power supply pin should be bypassed to ground with at least one 0.1uf capcitor
AGND	J17	****	, and the second
AGND	_		Analog Ground
	K3		It is recomended that all ground pins form this device be tied together.
	L4		
DVDD1v8	U10		Digital Positive Supply (1.8V± 5%)
	K18		DVDD1v8 should be isolated from other analog supplies. For best results use an
	D10		internal power plane for isolation. If an internal power plane is not available, a fer-
	A9		ite bead can be used. Every two DVDD1v8 power supply pins should be bypassed to ground with at least one 0.1uf capcitor
	V1		bypassed to ground with at least one of ful capollor