



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



GENERAL DESCRIPTION

The XRT86VL38 is an eight-channel 1.544 Mbit/s or 2.048 Mbit/s DS1/E1/J1 framer and LIU integrated solution featuring R³ technology (Relayless, Reconfigurable, Redundancy). The physical interface is optimized with internal impedance, and with the patented pad structure, the XRT86VL38 provides protection from power failures and hot swapping.

The XRT86VL38 contains an integrated DS1/E1/J1 framer and LIU which provide DS1/E1/J1 framing and error accumulation in accordance with ANSI/ITU-T specifications. Each framer has its own framing synchronizer and transmit-receive slip buffers. The slip buffers can be independently enabled or disabled as required and can be configured to frame to the common DS1/E1/J1 signal formats.


Each Framer block contains its own Transmit and Receive E1/J1 Framing function. There are 3 Transmit HDLC controllers per channel which encapsulate contents of the Transmit HDLC buffers into LAPD Message frames. There are 3 Receive HDLC controllers per channel which extract the

payload content of Receive LAPD Message frames from the incoming E1/J1 data stream and write the contents into the Receive HDLC buffers. Each framer also contains a Transmit and Overhead Data Input port, which permits Data Link Terminal Equipment direct access to the outbound E1/J1 frames. Likewise, a Receive Overhead output data port permits Data Link Terminal Equipment direct access to the Data Link bits of the inbound E1/J1 frames.

The XRT86VL38 fully meets all of the latest E1/J1 specifications: ANSI E1.107-1988, ANSI E1.403-1995, ANSI E1.231-1993, ANSI E1.408-1990, AT&T TR 62411 (12-90) TR54016, and ITU G-703, G.704, G706 and G.733, AT&T Pub. 43801, and ETS 300 011, 300 233, JT G.703, JT G.704, JT G706, I.431. Extensive test and diagnostic functions include Loopbacks, Boundary scan, Pseudo Random bit sequence (PRBS) test pattern generation, Performance Monitor, Bit Error Rate (BER) meter, forced error insertion, and LAPD unchannelized data payload processing according to ITU-T standard Q.921.

Applications and Features (next page)

FIGURE 1. XRT86VL38 8-CHANNEL DS1 (E1/J1) FRAMER/LIU COMBO



OCTAL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

APPLICATIONS

- High-Density E1/J1 interfaces for Multiplexers, Switches, LAN Routers and Digital Modems
- SONET/SDH terminal or Add/Drop multiplexers (ADMs)
- E1/J1 add/drop multiplexers (MUX)
- Channel Service Units (CSUs): E1/J1 and Fractional E1/J1
- Digital Access Cross-connect System (DACs)
- Digital Cross-connect Systems (DCS)
- Frame Relay Switches and Access Devices (FRADS)
- ISDN Primary Rate Interfaces (PRA)
- PBXs and PCM channel bank
- T3 channelized access concentrators and M13 MUX
- Wireless base stations
- ATM equipment with integrated DS1 interfaces
- Multichannel DS1 Test Equipment
- E1/J1 Performance Monitoring
- Voice over packet gateways
- Routers

FEATURES

- Eight independent, full duplex DS1 Tx and Rx Framer/LIUs
- Two 512-bit (two-frame) elastic store, PCM frame slip buffers (FIFO) on TX and Rx provide up to 8.192 MHz asynchronous back plane connections with jitter and wander attenuation
- Supports input PCM and signaling data at 1.544, 2.048, 4.096 and 8.192 Mbits. Also supports 4-channel multiplexed 12.352/16.384 (HMVIP/H.100) Mbit/s on the back plane bus
- Programmable output clocks for Fractional E1/J1
- Supports Channel Associated Signaling (CAS)
- Supports Common Channel Signalling (CCS)
- Supports ISDN Primary Rate Interface (ISDN PRI) signaling
- Extracts and inserts robbed bit signaling (RBS)
- 3 Integrated HDLC controllers per channel for transmit and receive, each controller having two 96-byte buffers (buffer 0 / buffer 1)
- HDLC Controllers Support SS7
- Timeslot assignable HDLC
- V5.1 or V5.2 Interface
- Automatic Performance Report Generation (PMON Status) can be inserted into the transmit LAPD interface every 1 second or for a single transmission
- Alarm Indication Signal with Customer Installation signature (AIS-CI)
- Remote Alarm Indication with Customer Installation (RAI-CI)
- Gapped Clock interface mode for Transmit and Receive.


- Intel/Motorola and Power PC interfaces for configuration, control and status monitoring
- Parallel search algorithm for fast frame synchronization
- Wide choice of T1 framing structures: SF/D4, ESF, SLC@96, T1DM and N-Frame (non-signaling)
- Direct access to D and E channels for fast transmission of data link information
- PRBS, QRSS, and Network Loop Code generation and detection
- Programmable Interrupt output pin
- Supports programmed I/O and DMA modes of Read-Write access
- Each framer block encodes and decodes the E1/J1 Frame serial data
- Detects and forces Red (SAI), Yellow (RAI) and Blue (AIS) Alarms
- Detects OOF, LOF, LOS errors and COFA conditions
- Loopbacks: Local (LLB) and Line remote (LB)
- Facilitates Inverse Multiplexing for ATM
- Performance monitor with one second polling
- Boundary scan (IEEE 1149.1) JTAG test port
- Accepts external 8kHz Sync reference
- 1.8V Inner Core Voltage
- 3.3V I/O operation with 5V tolerant inputs
- 420-pin PBGA package or 484-pin STBGA package with -40°C to +85°C operation

ORDERING INFORMATION

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE
XRT86VL38IB	420 Plastic Ball Grid Array	-40°C to +85°C
XRT86VL38IB484	484 Shrink Thin Ball Grid Array	-40°C to +85°C

OCTAL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

420 BALL - PLASTIC BALL GRID ARRAY (BOTTOM VIEW, SEE PIN LIST FOR DESCRIPTION)



484 BALL - SHRINK THIN BALL GRID ARRAY (BOTTOM VIEW - SEE PIN LIST FOR DESCRIPTION)

22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1		
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	A
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	B
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	C
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	D
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	E
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	F
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	G
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	H
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	J
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	K
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	L
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	M
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	N
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	P
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	R
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	T
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	U
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	V
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	W
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	Y
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	AA
O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	O	AB

LIST OF PARAGRAPHS

1.0 REGISTER DESCRIPTIONS - T1 MODE11
2.0 LINE INTERFACE UNIT (LIU SECTION) REGISTERS128

LIST OF FIGURES

Figure 1.: XRT86VL38 8-channel DS1 (E1/J1) Framer/LIU Combo 1

OCTAL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION**LIST OF TABLES**

Table 1:: Register Summary	6
Table 2:: Clock Select Register(CSR)	Hex Address: 0xn100 11
Table 3:: Line Interface Control Register (LICR)	Hex Address: 0xn101 13
Table 4:: General Purpose Input/Output 0 Control Register(GPIOCR0)	Hex Address: 0x0102 15
Table 5:: General Purpose Input/Output 1 Control Register(GPIOCR1)	Hex Address: 0x4102 16
Table 6:: Framing Select Register (FSR)	Hex Address: 0xn107 17
Table 7:: Alarm Generation Register (AGR)	Hex Address: 0xn108 19
Table 8:: yellow alarm duration and format when one second rule is not enforced	20
Table 9:: yellow alarm format when one second rule is enforced	21
Table 10:: Synchronization MUX Register (SMR)	Hex Address: 0xn109 23
Table 11:: Transmit Signaling and Data Link Select Register (TSDLSR)	Hex Address:0xn10A 26
Table 12:: Framing Control Register (FCR)	Hex Address: 0xn10B 28
Table 13:: Receive Signaling & Data Link Select Register (RSDLSR)	Hex Address: 0xn10C 29
Table 14:: Receive Signaling Change Register 0 (RSCR 0)	Hex Address: 0xn10D 31
Table 15:: Receive Signaling Change Register 1(RSCR 1)	Hex Address: 0xn10E 31
Table 16:: Receive Signaling Change Register 2 (RSCR 2)	Hex Address: 0xn10F 31
Table 17:: Receive In Frame Register (RIFR)	Hex Address: 0xn112 32
Table 18:: Data Link Control Register (DLCR1)	Hex Address: 0xn113 32
Table 19:: Transmit Data Link Byte Count Register (TDLBCR1)	Hex Address: 0xn114 35
Table 20:: Receive Data Link Byte Count Register (RDLBCR1)	Hex Address: 0xn115 36
Table 21:: Slip Buffer Control Register (SBCR)	Hex Address: 0xn116 37
Table 22:: FIFO Latency Register (FFOLR)	Hex Address: 0xn117 38
Table 23:: DMA 0 (Write) Configuration Register (D0WCR)	Hex Address: 0xn118 39
Table 24:: DMA 1 (Read) Configuration Register (D1RCR)	Hex Address: 0xn119 40
Table 25:: Interrupt Control Register (ICR)	Hex Address: 0xn11A 41
Table 26:: LAPD Select Register (LAPDSR)	Hex Address: 0xn11B 41
Table 27:: Customer Installation Alarm Generation Register (CIAGR)	Hex Address: 0xn11C 42
Table 28:: Performance Report Control Register (PRCR)	Hex Address: 0xn11D 43
Table 29:: Gapped Clock Control Register (GCCR)	Hex Address: 0xn11E 44
Table 30:: Transmit Interface Control Register (TICR)	Hex Address:0xn120 45
Table 31:: Transmit Interface Speed When Multiplexed Mode is Disabled (TxMUXEN = 0)	47
Table 32:: Transmit Interface Speed when Multiplexed Mode is Enabled (TxMUXEN = 1)	48
Table 33:: PRBS Control & Status Register (PRBSCSR0)	Hex Address: 0xn121 49
Table 34:: Receive Interface Control Register (RICR)	Hex Address: 0xn122 51
Table 35:: Receive Interface Speed When Multiplexed Mode is Disabled (TxMUXEN = 0)	53
Table 36:: Receive Interface Speed when Multiplexed Mode is Enabled (TxMUXEN = 1)	54
Table 37:: PRBS Control & Status Register (PRBSCSR1)	Hex Address: 0xn123 55
Table 38:: Loopback Code Control Register (LCCR)	Hex Address: 0xn124 57
Table 39:: Transmit Loopback Coder Register (TLCR)	Hex Address: 0xn125 59
Table 40:: Receive Loopback Activation Code Register (RLACR)	Hex Address: 0xn126 59
Table 41:: Receive Loopback Deactivation Code Register (RLDCR)	Hex Address: 0xn127 59
Table 42:: Defect Detection Enable Register (DDER)	Hex Address: 0xn129 60
Table 43:: Transmit SPRM Control Register (TSPRMCR)	Hex Address: 0xn142 60
Table 44:: Data Link Control Register (DLCR2)	Hex Address: 0xn143 61
Table 45:: Transmit Data Link Byte Count Register (TDLBCR2)	Hex Address: 0xn144 63
Table 46:: Receive Data Link Byte Count Register (RDLBCR2)	Hex Address: 0xn145 64
Table 47:: Data Link Control Register (DLCR3)	Hex Address: 0xn153 65
Table 48:: Transmit Data Link Byte Count Register (TDLBCR3)	Hex Address: 0xn154 67
Table 49:: Receive Data Link Byte Count Register (RDLBCR3)	Hex Address: 0xn155 68
Table 50:: Device ID Register (DEVID)	Hex Address: 0xn1FE 69
Table 51:: Revision ID Register (REVID)	Hex Address: 0xn1FF 69
Table 52:: Transmit Channel Control Register 0-23 (TCCR 0-23)	Hex Address: 0xn300 to 0xn317 70
Table 53:: Transmit User Code Register 0-23 (TUCR 0-23)	Hex Address: 0xn320 to 0xn337 72
Table 54:: Transmit Signaling Control Register 0-23 (TSCR 0-23)	Hex Address: 0xn340 to 0xn357 73
Table 55:: Receive Channel Control Register 0-23 (RCCR 0-23)	Hex Address: 0xn360 to 0xn377 75
Table 56:: Receive User Code Register 0-23 (RUCR 0-23)	Hex Address: 0xn380 to 0xn397 77
Table 57:: Receive Signaling Control Register 0-23 (RSCR 0-23)	Hex Address: 0xn3A0 to 0xn3B7 78
Table 58:: Receive Substitution Signaling Register 0-23 (RSSR 0-23)	Hex Address: 0xn3C0 to 0xn3D7 80

Table 59:: Receive Signaling Array Register 0 to 23 (RSAR 0-23)	Hex Address: 0Xn500 to 0xn517	81
Table 60:: LAPD Buffer 0 Control Register (LAPDBCR0)	Hex Address: 0xn600	82
Table 61:: LAPD Buffer 1 Control Register (LAPDBCR1)	Hex Address: 0xn700	82
Table 62:: PMON Receive Line Code Violation Counter MSB (RLCVCU)	Hex Address: 0xn900	83
Table 63:: PMON Receive Line Code Violation Counter LSB (RLCVCL)	Hex Address: 0xn901	83
Table 64:: PMON Receive Framing Alignment Bit Error Counter MSB (RFAECU)	Hex Address: 0xn902	84
Table 65:: PMON Receive Framing Alignment Bit Error Counter LSB (RFAECL)	Hex Address: 0xn903	84
Table 66:: PMON Receive Severely Errored Frame Counter (RSEFC)	Hex Address: 0xn904	85
Table 67:: PMON Receive CRC-6 BIT Error Counter - MSB (RSBBECU)	Hex Address: 0xn905	86
Table 68:: PMON Receive CRC-6 Bit Error Counter - LSB (RSBBECL)	Hex Address: 0xn906	86
Table 69:: PMON Receive Slip Counter (RSC)	Hex Address: 0xn909	87
Table 70:: PMON Receive Loss of Frame Counter (RLFC)	Hex Address: 0xn90A	87
Table 71:: PMON Receive Change of Frame Alignment Counter (RCFAC)	Hex Address: 0xn90B	87
Table 72:: PMON LAPD1 Frame Check Sequence Error Counter 1 (LFCSEC1)	Hex Address: 0xn90C	88
Table 73:: PRBS Bit Error Counter MSB (PBEUCU)	Hex Address: 0xn90D	88
Table 74:: PRBS Bit Error Counter LSB (PBECL)	Hex Address: 0xn90E	88
Table 75:: Transmit Slip Counter (TSC)	Hex Address: 0xn90F	89
Table 76:: Excessive Zero Violation Counter MSB (EZVCU)	Hex Address: 0xn910	89
Table 77:: Excessive Zero Violation Counter LSB (EZVCL)	Hex Address: 0xn911	89
Table 78:: PMON LAPD2 Frame Check Sequence Error Counter 2 (LFCSEC2)	Hex Address: 0xn91C	90
Table 79:: PMON LAPD2 Frame Check Sequence Error Counter 3 (LFCSEC3)	Hex Address: 0xn92C	90
Table 80:: Block Interrupt Status Register (BISR)	Hex Address: 0xnB00	91
Table 81:: Block Interrupt Enable Register (BIER)	Hex Address: 0xnB01	93
Table 82:: Alarm & Error Interrupt Status Register (AEISR)	Hex Address: 0xnB02	95
Table 83:: Alarm & Error Interrupt Enable Register (AEIER)	Hex Address: 0xnB03	97
Table 84:: Framer Interrupt Status Register (FISR)	Hex Address: 0xnB04	98
Table 85:: Framer Interrupt Enable Register (FIER)	Hex Address: 0xnB05	100
Table 86:: Data Link Status Register 1 (DLSR1)	Hex Address: 0xnB06	102
Table 87:: Data Link Interrupt Enable Register 1 (DLIER1)	Hex Address: 0xnB07	104
Table 88:: Slip Buffer Interrupt Status Register (SBISR)	Hex Address: 0xnB08	106
Table 89:: Slip Buffer Interrupt Enable Register (SBIER)	Hex Address: 0xnB09	109
Table 90:: Receive Loopback Code Interrupt and Status Register (RLCISR)	Hex Address: 0xnB0A	111
Table 91:: Receive Loopback Code Interrupt Enable Register (RLCIER)	Hex Address: 0xnB0B	112
Table 92:: Excessive Zero Status Register (EXZSR)	Hex Address: 0xnB0E	113
Table 93:: Excessive Zero Enable Register (EXZER)	Hex Address: 0xnB0F	113
Table 94:: SS7 Status Register for LAPD1 (SS7SR1)	Hex Address: 0xnB10	114
Table 95:: SS7 Enable Register for LAPD1 (SS7ER1)	Hex Address: 0xnB11	114
Table 96:: RxLOS/CRC Interrupt Status Register (RLCISR)	Hex Address: 0xnB12	115
Table 97:: RxLOS/CRC Interrupt Enable Register (RLCIER)	Hex Address: 0xnB13	115
Table 98:: Data Link Status Register 2 (DLSR2)	Hex Address: 0xnB16	116
Table 99:: Data Link Interrupt Enable Register 2 (DLIER2)	Hex Address: 0xnB17	118
Table 100:: SS7 Status Register for LAPD2 (SS7SR2)	Hex Address: 0xnB18	120
Table 101:: SS7 Enable Register for LAPD2 (SS7ER2)	Hex Address: 0xnB19	120
Table 102:: Data Link Status Register 3 (DLSR3)	Hex Address: 0xnB26	121
Table 103:: Data Link Interrupt Enable Register 3 (DLIER3)	Hex Address: 0xnB27	123
Table 104:: SS7 Status Register for LAPD3 (SS7SR3)	Hex Address: 0xnB28	125
Table 105:: SS7 Enable Register for LAPD3 (SS7ER3)	Hex Address: 0xnB29	125
Table 106:: Customer Installation Alarm Status Register (CIASR)	Hex Address: 0xnB40	126
Table 107:: Customer Installation Alarm Status Register (CIAIER)	Hex Address: 0xnB41	127
Table 108:: LIU Channel Control Register 0 (LIUCCR0)	Hex Address: 0x0Fn0	128
Table 109:: Equalizer Control and Transmit Line Build Out		129
Table 110:: LIU Channel Control Register 1 (LIUCCR1)	Hex Address: 0x0Fn1	130
Table 111:: LIU Channel Control Register 2 (LIUCCR2)	Hex Address: 0x0Fn2	132
Table 112:: LIU Channel Control Register 3 (LIUCCR3)	Hex Address: 0x0Fn3	134
Table 113:: LIU Channel Control Interrupt Enable Register (LIUCCIER)	Hex Address: 0x0Fn4	136
Table 114:: LIU Channel Control Status Register (LIUCCSR)	Hex Address: 0x0Fn5	138
Table 115:: LIU Channel Control Interrupt Status Register (LIUCCISR)	Hex Address: 0x0Fn6	141
Table 116:: LIU Channel Control Cable Loss Register (LIUCCCLR)	Hex Address: 0x0Fn7	142
Table 117:: LIU Channel Control Arbitrary Register 1 (LIUCCAR1)	Hex Address: 0x0Fn8	143
Table 118:: LIU Channel Control Arbitrary Register 2 (LIUCCAR2)	Hex Address: 0x0Fn9	143

OCTAL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

<i>Table 119:: LIU Channel Control Arbitrary Register 3 (LIUCCAR3)</i>	<i>Hex Address: 0x0FnA 143</i>
<i>Table 122:: LIU Channel Control Arbitrary Register 6 (LIUCCAR6)</i>	<i>Hex Address: 0x0FnD 144</i>
<i>Table 120:: LIU Channel Control Arbitrary Register 4 (LIUCCAR4)</i>	<i>Hex Address: 0x0FnB 144</i>
<i>Table 121:: LIU Channel Control Arbitrary Register 5 (LIUCCAR5)</i>	<i>Hex Address: 0x0FnC 144</i>
<i>Table 123:: LIU Channel Control Arbitrary Register 7 (LIUCCAR7)</i>	<i>Hex Address: 0x0FnE 145</i>
<i>Table 124:: LIU Channel Control Arbitrary Register 8 (LIUCCAR8)</i>	<i>Hex Address: 0x0FnF 145</i>
<i>Table 125:: LIU Global Control Register 0 (LIUGCR0)</i>	<i>Hex Address: 0x0FE0 146</i>
<i>Table 126:: LIU Global Control Register 1 (LIUGCR1)</i>	<i>Hex Address: 0x0FE1 147</i>
<i>Table 127:: LIU Global Control Register 2 (LIUGCR2)</i>	<i>Hex Address: 0x0FE2 148</i>
<i>Table 128:: LIU Global Control Register 3 (LIUGCR3)</i>	<i>Hex Address: 0x0FE4 149</i>
<i>Table 129:: LIU Global Control Register 4 (LIUGCR4)</i>	<i>Hex Address: 0x0FE9 150</i>
<i>Table 130:: LIU Global Control Register 5 (LIUGCR5)</i>	<i>Hex Address: 0x0FEA 151</i>

DESCRIPTION OF THE CONTROL REGISTERS - T1 MODE

TABLE 1: REGISTER SUMMARY

FUNCTION	SYMBOL	HEX
Control Registers (0xn100 - 0xn1FF)		
Clock and Select Register	CSR	0xn100
Line Interface Control Register	LICR	0xn101
General Purpose Input/Output Control 0	GPIOCR0	0x0102
General Purpose Input/Output Control 1	GPIOCR1	0x4102
Reserved	-	0xn103 - 0xn106
Framing Select Register	FSR	0xn107
Alarm Generation Register	AGR	0xn108
Synchronization MUX Register	SMR	0xn109
Transmit Signaling and Data Link Select Register	TSDLSR	0xn10A
Framing Control Register	FCR	0xn10B
Receive Signaling & Data Link Select Register	RSDLSR	0xn10C
Receive Signaling Change Register 0	RSCR0	0xn10D
Receive Signaling Change Register 1	RSCR1	0xn10E
Receive Signaling Change Register 2	RSCR2	0xn10F
Reserved - E1 mode only	-	0xn110 - 0xn111
Receive In-Frame Register	RIFR	0xn112
Data Link Control Register 1	DLCR1	0xn113
Transmit Data Link Byte Count Register 1	TDLBCR1	0xn114
Receive Data Link Byte Count Register 1	RDLBCR1	0xn115
Slip Buffer Control Register	SBCR	0xn116
FIFO Latency Register	FIFOLR	0xn117
DMA 0 (Write) Configuration Register	D0WCR	0xn118
DMA 1 (Read) Configuration Register	D1RCR	0xn119
Interrupt Control Register	ICR	0xn11A
LAPD Select Register	LAPDSR	0xn11B
Customer Installation Alarm Generation Register	CIAGR	0xn11C
Performance Report Control Register	PRCR	0xn11D
Gapped Clock Control Register	GCCR	0xn11E
Transmit Interface Control Register	TICR	0xn120
PRBS Control & Status - Register 0	PRBSCSR0	0xn121

OCTAL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 1: REGISTER SUMMARY

FUNCTION	SYMBOL	HEX
Receive Interface Control Register	RICR	0xn122
PRBS Control & Status - Register 1	PRBSCSR1	0xn123
Loopback Code Control Register	LCCR	0xn124
Transmit Loopback Code Register	TLCR	0xn125
Receive Loopback Activation Code Register	RLACR	0xn126
Receive Loopback Deactivation Code Register	RLDCR	0xn127
Defect Detection Enable Register	DDER	0xn129
Reserved - E1 mode only	-	0xn130 - 0xn13F
Transmit SPRM Control Register	TSPRMCR	0xn142
Data Link Control Register 2	DLCR2	0xn143
Transmit Data Link Byte Count Register 2	TDLBCR2	0xn144
Receive Data Link Byte Count Register 2	RDLBCR2	0xn145
Data Link Control Register 3	DLCR3	0xn153
Transmit Data Link Byte Count Register 3	TDLBCR3	0xn154
Receive Data Link Byte Count Register 3	RDLBCR3	0xn155
Device ID Register	DEVID	0xn1FE
Revision Number Register	REVID	0xn1FF
Time Slot (payload) Control (0xn300 - 0xn3FF)		
Transmit Channel Control Register 0-23	TCCR 0-23	0xn300 - 0xn317
Transmit User Code Register 0-23	TUCR 0-23	0xn320 - 0xn337
Transmit Signaling Control Register 0-23	TSCR 0-23	0xn340 - 0xn357
Receive Channel Control Register 0-23	RCCR 0-23	0xn360 - 0xn377
Receive User Code Register 0-23	RUCR 0-23	0xn380 - 0xn397
Receive Signaling Control Register 0-23	RSCR 0-23	0xn3A0 - 0xn3B7
Receive Substitution Signaling Register 0-23	RSSR 0-23	0xn3C0 - 0xn3D7
Receive Signaling Array (0xn500 - 0xn51F)		
Receive Signaling Array Register 0	RSAR0-23	0xn500 - 0xn517
LAPDn Buffer 0		
LAPD Buffer 0 Control Register	LAPDBCRO	0xn600 - 0xn660
LAPDn Buffer 1		
LAPD Buffer 1 Control Register	LAPDBCR1	0xn700 - 0xn760

TABLE 1: REGISTER SUMMARY

FUNCTION	SYMBOL	HEX
Performance Monitor		
Receive Line Code Violation Counter: MSB	RLCVCU	0xn900
Receive Line Code Violation Counter: LSB	RLCVCL	0xn901
Receive Frame Alignment Error Counter: MSB	RFAECU	0xn902
Receive Frame Alignment Error Counter: LSB	RFAECL	0xn903
Receive Severely Errored Frame Counter	RSEFC	0xn904
Receive Synchronization Bit (CRC-6) Error Counter: MSB	RSBBECU	0xn905
Receive Synchronization Bit (CRC-6) Error Counter: LSB	RSBBECL	0xn906
Reserved - E1 Mode Only		0xn907 - 0xn908
Receive Slip Counter	RSC	0xn909
Receive Loss of Frame Counter	RLFC	0xn90A
Receive Change of Frame Alignment Counter	RCOAC	0xn90B
LAPD Frame Check Sequence Error counter 1	LFCSEC1	0xn90C
PRBS bit Error Counter: MSB	PBECU	0xn90D
PRBS bit Error Counter: LSB	PBECL	0xn90E
Transmit Slip Counter	TSC	0xn90F
Excessive Zero Violation Counter: MSB	EZVCU	0xn910
Excessive Zero Violation Counter: LSB	EZVCL	0xn911
LAPD Frame Check Sequence Error counter 2	LFCSEC2	0xn91C
LAPD Frame Check Sequence Error counter 3	LFCSEC3	0xn92C
Interrupt Generation/Enable Register Address Map (0xnB00 - 0xnB41)		
Block Interrupt Status Register	BISR	0xnB00
Block Interrupt Enable Register	BIER	0xnB01
Alarm & Error Interrupt Status Register	AEISR	0xnB02
Alarm & Error Interrupt Enable Register	AEIER	0xnB03
Framer Interrupt Status Register	FISR	0xnB04
Framer Interrupt Enable Register	FIER	0xnB05
Data Link Status Register 1	DLSR1	0xnB06
Data Link Interrupt Enable Register 1	DLIER1	0xnB07
Slip Buffer Interrupt Status Register	SBISR	0xnB08
Slip Buffer Interrupt Enable Register	SBIER	0xnB09
Receive Loopback code Interrupt and Status Register	RLCISR	0xnB0A
Receive Loopback code Interrupt Enable Register	RLCIER	0xnB0B

OCTAL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

TABLE 1: REGISTER SUMMARY

FUNCTION	SYMBOL	HEX
Reserved - E1 Mode Only	-	0xnB0C - 0xnB0D
Excessive Zero Status Register	EXZSR	0xnB0E
Excessive Zero Enable Register	EXZER	0xnB0F
SS7 Status Register for LAPD 1	SS7SR1	0xnB10
SS7 Enable Register for LAPD 1	SS7ER1	0xnB11
RxLOS/CRC Interrupt Status Register	RLCISR	0xnB12
RxLOS/CRC Interrupt Enable Register	RLCIER	0xnB13
Data Link Status Register 2	DLSR2	0xnB16
Data Link Interrupt Enable Register 2	DLIER2	0xnB17
SS7 Status Register for LAPD 2	SS7SR2	0xnB18
SS7 Enable Register for LAPD 2	SS7ER2	0xnB19
Data Link Status Register 3	DLSR3	0xnB26
Data Link Interrupt Enable Register 3	DLIER3	0xnB27
SS7 Status Register for LAPD 3	SS7SR3	0xnB28
SS7 Enable Register for LAPD 3	SS7ER3	0xnB29
Customer Installation Alarm Status Register	CIASR	0xnB40
Customer Installation Alarm Interrupt Enable Register	CIAIER	0xnB41
LIU Register Summary - Channel Control Registers		
LIU Channel Control Register 0	LIUCCR0	0x0Fn0
LIU Channel Control Register 1	LIUCCR1	0x0Fn1
LIU Channel Control Register 2	LIUCCR2	0x0Fn2
LIU Channel Control Register 3	LIUCCR3	0x0Fn3
LIU Channel Control Interrupt Enable Register	LIUCCIER	0x0Fn4
LIU Channel Control Status Register	LIUCCSR	0x0Fn5
LIU Channel Control Interrupt Status Register	LIUCCISR	0x0Fn6
LIU Channel Control Cable Loss Register	LIUCCCCR	0x0Fn7
LIU Channel Control Arbitrary Register 1	LIUCCAR1	0x0Fn8
LIU Channel Control Arbitrary Register 2	LIUCCAR2	0x0Fn9
LIU Channel Control Arbitrary Register 3	LIUCCAR3	0x0FnA
LIU Channel Control Arbitrary Register 4	LIUCCAR4	0x0FnB
LIU Channel Control Arbitrary Register 5	LIUCCAR5	0x0FnC
LIU Channel Control Arbitrary Register 6	LIUCCAR6	0x0FnD
LIU Channel Control Arbitrary Register 7	LIUCCAR7	0x0FnE

TABLE 1: REGISTER SUMMARY

FUNCTION	SYMBOL	HEX
LIU Channel Control Arbitrary Register 8	LIUCCAR8	0x0FnF
Reserved	-	0x0F80 - 0x0FDF
LIU Register Summary - Global Control Registers		
LIU Global Control Register 0	LIUGCR0	0x0FE0
LIU Global Control Register 1	LIUGCR1	0x0FE1
LIU Global Control Register 2	LIUGCR2	0x0FE2
LIU Global Control Register 3	LIUGCR3	0x0FE4
LIU Global Control Register 4	LIUGCR4	0x0FE9
LIU Global Control Register 5	LIUGCR5	0x0FEA
Reserved	-	0x0FEB - 0x0FFF

OCTAL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION

1.0 REGISTER DESCRIPTIONS - T1 MODE

TABLE 2: CLOCK SELECT REGISTER(CSR)

HEX ADDRESS: 0xn100

BIT	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	LCV Insert	R/W	0	<p>Line Code Violation Insertion</p> <p>This bit is used to force a Line Code Violation (LCV) on the transmit output of TTIP/TRING.</p> <p>A "0" to "1" transition on this bit will cause a single LCV to be inserted on the transmit output of TTIP/TRING.</p>
6	Set T1 Mode	R/W	0	<p>T1 Mode select</p> <p>This bit is used to program the individual channel to operate in either T1 or E1 mode.</p> <p>0 = Configures the selected channel to operate in E1 mode.</p> <p>1 = Configures the selected channel to operate in T1 mode.</p>
5	Sync All Transmitters to 8kHz	R/W	0	<p>Sync All Transmit Framers to 8kHz</p> <p>This bit permits the user to configure each of the eight (8) Transmit T1 Framer blocks to synchronize their "transmit output" frame alignment with the 8kHz signal that is derived from the MCLK PLL, as described below.</p> <p>0 - Disables the "Sync all Transmit Framers to 8kHz" feature for all 8 channels.</p> <p>1 - Enables the "Sync all Transmit Framers to 8kHz" feature for all 8 channels.</p> <p><i>NOTE: Writing to this bit in register 0x0100 will enable this feature for all 8 channels.</i></p> <p><i>NOTE: This bit is only active if the MCLK PLL is used as the "Timing Source" for the Transmit T1 Framer" blocks. CSS[1:0] of this register allows users to select the transmit source of the framer.</i></p>
4	Clock Loss Detect	R/W	1	<p>Clock Loss Detect Enable/Disable Select</p> <p>This bit enables a clock loss protection feature for the Framer whenever the recovered line clock is used as the timing source for the transmit section. If the LIU loses clock recovery, the Clock Distribution Block will detect this occurrence and automatically begin to use the internal clock derived from MCLK PLL as the Transmit source, until the LIU is able to regain clock recovery.</p> <p>0 = Disables the clock loss protection feature.</p> <p>1 = Enables the clock loss protection feature.</p> <p><i>NOTE: This bit needs to be enabled in order to detect the clock loss detection interrupt status (address: 0xnB00, bit 5)</i></p>
3:2	Reserved	R/W	00	Reserved

TABLE 2: CLOCK SELECT REGISTER(CSR)

HEX ADDRESS: 0xn100

BIT	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION												
1:0	CSS[1:0]	R/W	01	<p>Clock Source Select These bits select the timing source for the Transmit T1 Framer block. These bits can also determine the direction of TxSERCLK, TxSYNC, and TxMSYNC in base rate operation mode (1.544MHz Clock mode). In Base Rate (1.544MHz Clock Mode):</p> <table border="1"> <thead> <tr> <th>CSS[1:0]</th> <th>TRANSMIT SOURCE FOR THE TRANSMIT T1 FRAMER BLOCK</th> <th>DIRECTION OF TxSERCLK</th> </tr> </thead> <tbody> <tr> <td>00/11</td> <td>Loop Timing Mode The recovered line clock is chosen as the timing source.</td> <td>Output</td> </tr> <tr> <td>01</td> <td>External Timing Mode The Transmit Serial Input Clock from the TxSERCLK_n input pin is chosen as the timing source.</td> <td>Input</td> </tr> <tr> <td>10</td> <td>Internal Timing Mode The MCLK PLL is chosen as the timing source.</td> <td>Output</td> </tr> </tbody> </table> <p>NOTE: TxSYNC/TxMSYNC can be programmed as input or output depending on the setting of SYNC INV bit in Register Address 0xn109, bit 4. Please see Register Description for the Synchronization Mux Register (SMR - 0xn109) Table 10.</p> <p>NOTES: In High-Speed or multiplexed modes, TxSERCLK, TxSYNC, and TxMSYNC are all configured as INPUTS only.</p>	CSS[1:0]	TRANSMIT SOURCE FOR THE TRANSMIT T1 FRAMER BLOCK	DIRECTION OF TxSERCLK	00/11	Loop Timing Mode The recovered line clock is chosen as the timing source.	Output	01	External Timing Mode The Transmit Serial Input Clock from the TxSERCLK_n input pin is chosen as the timing source.	Input	10	Internal Timing Mode The MCLK PLL is chosen as the timing source.	Output
CSS[1:0]	TRANSMIT SOURCE FOR THE TRANSMIT T1 FRAMER BLOCK	DIRECTION OF TxSERCLK														
00/11	Loop Timing Mode The recovered line clock is chosen as the timing source.	Output														
01	External Timing Mode The Transmit Serial Input Clock from the TxSERCLK_n input pin is chosen as the timing source.	Input														
10	Internal Timing Mode The MCLK PLL is chosen as the timing source.	Output														

TABLE 3: LINE INTERFACE CONTROL REGISTER (LICR)

HEX ADDRESS: 0XN101

BIT	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION										
7	FORCE_LOS	R/W	0	<p>Force Transmit LOS (To the Line Side)</p> <p>This bit permits the user to configure the transmit direction circuitry (within the channel) to transmit the LOS pattern to the remote terminal equipment, as described below.</p> <p>0 - Configures the transmit direction circuitry to transmit "normal" traffic. 1 - Configures the transmit direction circuitry to transmit the LOS Pattern.</p>										
6	SR	R/W	0	<p>Single Rail Mode</p> <p>This bit can only be set if the LIU Block is also set to single rail mode. See Register 0x0FE0, bit 7.</p> <p>0 - Dual Rail 1 - Single Rail</p>										
5:4	LB[1:0]	R/W	00	<p>Framer Loopback Selection</p> <p>These bits are used to select any of the following loop-back modes for the framer section. For LIU loopback modes, see the LIU configuration registers.</p> <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>LB[1:0]</th> <th>TYPES OF LOOPBACK SELECTED</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Normal Mode (No LoopBack)</td> </tr> <tr> <td>01</td> <td> <p>Framer Local LoopBack:</p> <p>When framer local loopback is enabled, the transmit PCM input data is looped back to the receive PCM output data. The receive input data at RTIP/RRING is ignored while an All Ones Signal is transmitted out to the line interface.</p> </td> </tr> <tr> <td>10</td> <td> <p>Framer Far-End (Remote) Line LoopBack:</p> <p>When framer remote loopback is enabled, the digital data enters the framer interface, however does not enter the framing blocks. The receive digital data from the LIU is allowed to pass through the LIU Decoder/ Encoder circuitry before returning to the line interface.</p> </td> </tr> <tr> <td>11</td> <td> <p>Framer Payload LoopBack:</p> <p>When framer payload loopback is enabled, the raw data within the receive time slots are looped back to the transmit framer block where the data is re-framed according to the transmit timing.</p> </td> </tr> </tbody> </table>	LB[1:0]	TYPES OF LOOPBACK SELECTED	00	Normal Mode (No LoopBack)	01	<p>Framer Local LoopBack:</p> <p>When framer local loopback is enabled, the transmit PCM input data is looped back to the receive PCM output data. The receive input data at RTIP/RRING is ignored while an All Ones Signal is transmitted out to the line interface.</p>	10	<p>Framer Far-End (Remote) Line LoopBack:</p> <p>When framer remote loopback is enabled, the digital data enters the framer interface, however does not enter the framing blocks. The receive digital data from the LIU is allowed to pass through the LIU Decoder/ Encoder circuitry before returning to the line interface.</p>	11	<p>Framer Payload LoopBack:</p> <p>When framer payload loopback is enabled, the raw data within the receive time slots are looped back to the transmit framer block where the data is re-framed according to the transmit timing.</p>
LB[1:0]	TYPES OF LOOPBACK SELECTED													
00	Normal Mode (No LoopBack)													
01	<p>Framer Local LoopBack:</p> <p>When framer local loopback is enabled, the transmit PCM input data is looped back to the receive PCM output data. The receive input data at RTIP/RRING is ignored while an All Ones Signal is transmitted out to the line interface.</p>													
10	<p>Framer Far-End (Remote) Line LoopBack:</p> <p>When framer remote loopback is enabled, the digital data enters the framer interface, however does not enter the framing blocks. The receive digital data from the LIU is allowed to pass through the LIU Decoder/ Encoder circuitry before returning to the line interface.</p>													
11	<p>Framer Payload LoopBack:</p> <p>When framer payload loopback is enabled, the raw data within the receive time slots are looped back to the transmit framer block where the data is re-framed according to the transmit timing.</p>													
3:2	Reserved	R/W	0	Reserved										

TABLE 3: LINE INTERFACE CONTROL REGISTER (LICR)**HEX ADDRESS: 0XN101**

BIT	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
1	Encode B8ZS	R/W	0	<p>Encode AMI or B8ZS/HDB3 Line Code Select</p> <p>This bit enables or disables the B8ZS/HDB3 encoder on the transmit path.</p> <p>0 = Enables the B8ZS encoder. 1 = Disables the B8ZS encoder.</p> <p>NOTE: When B8ZS encoder is disabled, AMI line code is used.</p>
0	Decode AMI/B8ZS	R/W	0	<p>Decode AMI or B8ZS/HDB3 Line Code Select</p> <p>This bit enables or disables the B8ZS/HDB3 decoder on the receive path.</p> <p>0 = Enables the B8ZS decoder. 1 = Disables the B8ZS decoder.</p> <p>NOTE: When B8ZS decoder is disabled, AMI line code is received.</p>

TABLE 4: GENERAL PURPOSE INPUT/OUTPUT 0 CONTROL REGISTER(GPIOCR0)

HEX ADDRESS: 0x0102

BIT	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-4	GPI00_3DIR GPI00_2DIR GPI00_1DIR GPI00_0DIR	R/W	1111	<p>GPI00_3/GPI00_2/GPI00_1/GPI00_0 Direction</p> <p>These bits permit the user to define the General Purpose I/O Pins, GPI00_3/GPI00_2/GPI00_1/GPI00_0 as either Input pins or Output pins, as described below.</p> <p>0 – Configures GPI00_3/GPI00_2/GPI00_1/GPI00_0 to function as input pins.</p> <p>1 – Configures GPI00_3/GPI00_2/GPI00_1/GPI00_0 to function as output pins.</p> <ol style="list-style-type: none"> 1. If GPI00_3/GPI00_2/GPI00_1/GPI00_0 are configured to function as input pins, then the user can monitor the state of these input pins by reading out the state of Bit 3-0 (GPI00_3/GPI00_2/GPI00_1/GPI00_0) within this register. 2. If GPI00_3/GPI00_2/GPI00_1/GPI00_0 are configured to function as output pins, then the user can control the state of these output pins by writing the appropriate value into Bit 3-0 (GPI00_3/GPI00_2/GPI00_1/GPI00_0) within this register.
3-0	GPI00_3 GPI00_2 GPI00_1 GPI00_0	R/W	0000	<p>GPI00_3/GPI00_2/GPI00_1/GPI00_0 Control</p> <p>The exact function of this bit depends upon whether General Purpose I/O Pins, GPI00_3/GPI00_2/GPI00_1/GPI00_0 have been configured to function as input or output pins, as described below.</p> <p>If GPI00_3/GPI00_2/GPI00_1/GPI00_0 are configured to function as input pins:</p> <p>If GPI00_3/GPI00_2/GPI00_1/GPI00_0 are configured to function as input pins, then the user can monitor the state of the corresponding input pin by reading out the state of these bits.</p> <p>NOTE: If GPI00_3/GPI00_2/GPI00_1/GPI00_0 are configured to function as input pins, then writing to this particular register will have no effect on the state of this pin.</p> <p>If GPI00_3/GPI00_2/GPI00_1/GPI00_0 are configured to function as output pins:</p> <p>If GPI00_3/GPI00_2/GPI00_1/GPI00_0 are configured to function as output pins, then the user can control the state of the corresponding output pin by writing the appropriate value to these bits.</p> <p>NOTE: GPI00_3/GPI00_2/GPI00_1/GPI00_0 can be configured to function as input or output pins, by writing the appropriate value to Bit 7-4 (GPI00_3DIR/GPI00_2DIR/GPI00_1DIR/GPI00_0DIR) within this register.</p>

TABLE 5: GENERAL PURPOSE INPUT/OUTPUT 1 CONTROL REGISTER(GPIOCR1)

HEX ADDRESS: 0X4102

BIT	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
7-4	GPIO1_3DIR GPIO1_2DIR GPIO1_1DIR GPIO1_0DIR	R/W	0000	<p>GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 Direction</p> <p>These bits permit the user to define the General Purpose I/O Pins, GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 as either Input pins or Output pins, as described below.</p> <p>0 – Configures GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 to function as input pins.</p> <p>1 – Configures GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 to function as output pins.</p> <ol style="list-style-type: none"> 1. If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as input pins, then the user can monitor the state of these input pins by reading out the state of Bit 3-0 (GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0) within this register. 2. If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as output pins, then the user can control the state of these output pins by writing the appropriate value into Bit 3-0 (GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0) within this register.
3-0	GPIO1_3 GPIO1_2 GPIO1_1 GPIO1_0	R/W	0000	<p>GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 Control</p> <p>The exact function of this bit depends upon whether General Purpose I/O Pins, GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 have been configured to function as input or output pins, as described below.</p> <p>If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as input pins:</p> <p>If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as input pins, then the user can monitor the state of the corresponding input pin by reading out the state of these bits.</p> <p><i>NOTE: If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as input pins, then writing to this particular register will have no effect on the state of this pin.</i></p> <p>If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as output pins:</p> <p>If GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 are configured to function as output pins, then the user can control the state of the corresponding output pin by writing the appropriate value to these bits.</p> <p><i>NOTE: GPIO1_3/GPIO1_2/GPIO1_1/GPIO1_0 can be configured to function as input or output pins, by writing the appropriate value to Bit 7-4 (GPIO1_3DIR/GPIO1_2DIR/GPIO1_1DIR/GPIO1_0DIR) within this register.</i></p>

TABLE 6: FRAMING SELECT REGISTER (FSR)

HEX ADDRESS: 0xn107

BIT	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	Signaling update on Superframe Boundaries	R/W	0	<p>Enable Robbed-Bit Signaling Update on Superframe Boundary on Both Transmit and Receive Direction</p> <p>This bit enables or disables robbed-bit signaling update on the superframe boundary for both the transmit and receive side of the framer.</p> <p>On the Receive Side:</p> <p>If signaling update is enabled, signaling data on the receive side (RxSIG pin and Signaling Array Register - RSAR) will be updated on the superframe boundary, otherwise, signaling data will be updated as soon as it is received.</p> <p>On the Transmit Side:</p> <p>If signaling update is enabled, any signaling data changes on the transmit side will be transmitted on the superframe boundary, otherwise, signaling data will be transmitted as soon as it is changed.</p> <p>0 - Disables the signaling update feature for both transmit and receive. 1 - Enables the signaling update feature for both transmit and receive.</p>
6	Force CRC Errors	R/W	0	<p>Force CRC Errors (To the Line Side)</p> <p>This bit permits the user to force the Transmit T1 Framer block to transmit CRC errors within the outbound T1 data-stream, as depicted below.</p> <p>0 - Disables CRC error transmission on the outbound T1 stream. 1 - Enables CRC error transmission on the outbound T1 stream.</p>
5	J1_MODE	R/W	0	<p>J1 Mode</p> <p>This bit is used to configure the device in J1 mode. Once the device is configured in J1 mode, the following two changes will happen:</p> <ol style="list-style-type: none"> 1. CRC calculation is done in J1 format. The J1 CRC6 calculation is based on the actual values of all 4632 bits in a T1 multi-frame including Fe bits instead of assuming all Fe bits to be a one in T1 format. 2. Receive and Transmit Yellow Alarm signal format is interpreted per the J1 standard. (J1-SF or J1-ESF) <p>0 - Configures the device in T1 mode. (Default) 1 - Configures the device in J1 mode.</p> <p>NOTE: Users can select between J1-SF or J1-ESF by setting this bit and the T1 Framing Mode Select Bits[2:0] (Bits 2-0 within this register).</p>
4	ONEONLY	R/W	0	<p>Allow Only One Sync Candidate</p> <p>This bit is used to specify one of the synchronization criteria that the Receive T1 Framer block employs.</p> <p>0 - Allows the Receive T1 Framer to select any one of the winners in the matching process when there are two or more valid synchronization patterns appear in the required time frame. 1 - Allows the Receive T1 Framer to declare success of match when there is only one candidate left in the required time frame.</p>

TABLE 6: FRAMING SELECT REGISTER (FSR)

HEX ADDRESS: 0xn107

BIT	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION																								
3	FASTSYNC	R/W	0	<p>Faster Sync Algorithm</p> <p>This bit is used to specify one of the synchronization criteria that the Receive T1 Framer block employs. If this “Faster Sync Algorithm” is enabled, the Receive T1 Framer Block will declare synchronization earlier. The table below specifies the number of consecutive frames with correct F-bits that the T1 Receive framer must receive in order to declare “SYNC” when FASTSYNC is enabled or disabled.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Framing</th> <th>FastSync = 0</th> <th>FastSync = 1</th> </tr> </thead> <tbody> <tr> <td>ESF</td> <td>96</td> <td>48</td> </tr> <tr> <td>SF</td> <td>48</td> <td>24</td> </tr> <tr> <td>N</td> <td>48</td> <td>24</td> </tr> <tr> <td>SLC® 96</td> <td>48</td> <td>24</td> </tr> </tbody> </table> <p>0 - Disables FASTSYNC feature. 1 - Enables FASTSYNC feature.</p>	Framing	FastSync = 0	FastSync = 1	ESF	96	48	SF	48	24	N	48	24	SLC® 96	48	24									
Framing	FastSync = 0	FastSync = 1																										
ESF	96	48																										
SF	48	24																										
N	48	24																										
SLC® 96	48	24																										
2-0	FSI[2:0]	R/W	000	<p>T1 Framing Mode Select [2:0]</p> <p>These three bits permit the user to select the exact T1 framing format that the channel is to operate in. Bit 2 is MSB and Bit 0 is LSB. The following table shows the five different framing formats that can be selected by configuring these three bits accordingly.</p> <p>NOTE: Changing Framing formats 'on the fly' will cause the Receive T1 Framer block to undergo a “Reframe” event.</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Framing</th> <th>FS[2]</th> <th>FS[1]</th> <th>FS[0]</th> </tr> </thead> <tbody> <tr> <td>ESF</td> <td>0</td> <td>X</td> <td>X</td> </tr> <tr> <td>SF</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>N</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td>T1DM</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>SLC®96</td> <td>1</td> <td>0</td> <td>0</td> </tr> </tbody> </table>	Framing	FS[2]	FS[1]	FS[0]	ESF	0	X	X	SF	1	0	1	N	1	1	0	T1DM	1	1	1	SLC®96	1	0	0
Framing	FS[2]	FS[1]	FS[0]																									
ESF	0	X	X																									
SF	1	0	1																									
N	1	1	0																									
T1DM	1	1	1																									
SLC®96	1	0	0																									

TABLE 7: ALARM GENERATION REGISTER (AGR)

HEX ADDRESS: 0xn108

BIT	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION
7	Yellow Alarm - One Second Rule	R/W	0	<p>One-Second Yellow Alarm Rule Enforcement</p> <p>This bit is used to enforce the one-second yellow alarm rule according to the yellow alarm (RAI) transmission duration per the ANSI standards.</p> <p>If the one second alarm rule is enforced, the following will happen:</p> <ol style="list-style-type: none"> 1. RAI will be transmitted for at least one second for both ESF and SF. 2. There must be a minimum of one second delay between termination of the first RAI and the initiation of a subsequent RAI. 3. ALARM_ENB bit (see description of bit 6 of this register) controls the duration of RAI. 4. YEL[0] & YEL[1] (see description of bits 5-4 of this register) controls the format of RAI. <p>If the one second alarm rule is NOT enforced, the following will happen:</p> <ol style="list-style-type: none"> 1. RAI will be transmitted for at least one second for ESF and SF. 2. Minimum one second delay between termination of the first RAI and the initiation of the subsequent RAI is NOT enforced. 3. YEL[0] and YEL[1] bits (see description of bits 5-4 of this register) are used to control the duration AND the format of RAI transmission. <p>0 - The one-second yellow alarm rule is NOT enforced. 1 - The one-second yellow alarm rule is enforced.</p> <p>NOTE: When setting this bit to '0', yellow alarm transmission will be backward compatible with the XRT86L38 device. XRT86L38 does not support the one-second yellow alarm rule.</p>
6	ALARM_ENB	R/W	0	<p>Yellow Alarm Transmission Enable</p> <p>This bit is used to control the duration of yellow alarm (RAI) when the one-second yellow alarm rule is enforced (bit 7 of this register set to '1').</p> <p>When the one-second yellow alarm rule is not enforced (bit 7 of this register set to '0'), the duration of the RAI is controlled by the YEL[0] and YEL[1] bits (bits 5-4 of this register).</p> <p>If the one-second alarm rule is enforced:</p> <p>0 - Stop the transmission of yellow alarm (see description of bits 5-4). 1 - Start the transmission of yellow alarm (see description of bits 5-4).</p> <p>NOTE: This bit has no function if the one second alarm rule is not enforced.</p>

TABLE 7: ALARM GENERATION REGISTER (AGR)

HEX ADDRESS: 0xn108

BIT	FUNCTION	TYPE	DEFAULT	DESCRIPTION-OPERATION										
5-4	YEL[1:0]	R/W	00	<p>Yellow Alarm (RAI) Duration and Format</p> <p>The exact function of these bits depends on whether or not the one-second yellow alarm rule is enforced. (Bit 7 of this register). The decoding of these bits are explained in Table 8 and Table 9 below.</p> <p>TABLE 8: YELLOW ALARM DURATION AND FORMAT WHEN ONE SECOND RULE IS NOT ENFORCED</p> <table border="1"> <thead> <tr> <th>YEL[1:0]</th> <th>YELLOW ALARM DURATION AND FORMAT</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>Disable the transmission of yellow alarm</td> </tr> <tr> <td>01</td> <td> <p>SF or N mode: RAI is transmitted as bit 2 = 0 (second MSB) in all DS0 data channel.</p> <p>T1DM mode: RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte).</p> <p>ESF mode:</p> <ol style="list-style-type: none"> If YEL[0] bit is set 'high' for a duration shorter or equal to the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link bits (M1-M12), RAI is transmitted for 255 patterns of 1111_1111_0000_0000 (approximately 1 second) If YEL[0] bit is set 'high' for a duration longer than the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link bits (M1-M12), RAI transmission continues until YEL[0] bit is set 'low'. If YEL[0] bit forms another pulse during the RAI transmission, it resets the pattern counter and extends the RAI duration for another 255 patterns of 1111_1111_0000_0000. (approximately 1 second) </td> </tr> <tr> <td>10</td> <td> <p>SF mode: RAI is transmitted as a "1" in the Fs bit of frame 12 (This is RAI for J1 SF standard).</p> <p>T1DM mode: RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte).</p> <p>ESF mode: RAI is controlled by the duration of YEL[1] bit. This allows continuous RAI of any length.</p> </td> </tr> <tr> <td>11</td> <td> <p>SF, N, and T1DM mode: RAI format is the same as described above when YEL[1:0] is set to '01'.</p> <p>ESF mode: RAI duration is the same as described above when YEL[1:0] is set to '01', except that format of RAI is transmitted as 255 patterns of 1111_1111_1111_1111 (sixteen ones) on the 4kbits/s data link bits instead of 255 patterns of 1111_1111_0000_0000.</p> <p>NOTE: 255 patterns of 1111_1111_1111_111 is the J1 ESF RAI standard)</p> </td> </tr> </tbody> </table>	YEL[1:0]	YELLOW ALARM DURATION AND FORMAT	00	Disable the transmission of yellow alarm	01	<p>SF or N mode: RAI is transmitted as bit 2 = 0 (second MSB) in all DS0 data channel.</p> <p>T1DM mode: RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte).</p> <p>ESF mode:</p> <ol style="list-style-type: none"> If YEL[0] bit is set 'high' for a duration shorter or equal to the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link bits (M1-M12), RAI is transmitted for 255 patterns of 1111_1111_0000_0000 (approximately 1 second) If YEL[0] bit is set 'high' for a duration longer than the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link bits (M1-M12), RAI transmission continues until YEL[0] bit is set 'low'. If YEL[0] bit forms another pulse during the RAI transmission, it resets the pattern counter and extends the RAI duration for another 255 patterns of 1111_1111_0000_0000. (approximately 1 second) 	10	<p>SF mode: RAI is transmitted as a "1" in the Fs bit of frame 12 (This is RAI for J1 SF standard).</p> <p>T1DM mode: RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte).</p> <p>ESF mode: RAI is controlled by the duration of YEL[1] bit. This allows continuous RAI of any length.</p>	11	<p>SF, N, and T1DM mode: RAI format is the same as described above when YEL[1:0] is set to '01'.</p> <p>ESF mode: RAI duration is the same as described above when YEL[1:0] is set to '01', except that format of RAI is transmitted as 255 patterns of 1111_1111_1111_1111 (sixteen ones) on the 4kbits/s data link bits instead of 255 patterns of 1111_1111_0000_0000.</p> <p>NOTE: 255 patterns of 1111_1111_1111_111 is the J1 ESF RAI standard)</p>
YEL[1:0]	YELLOW ALARM DURATION AND FORMAT													
00	Disable the transmission of yellow alarm													
01	<p>SF or N mode: RAI is transmitted as bit 2 = 0 (second MSB) in all DS0 data channel.</p> <p>T1DM mode: RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte).</p> <p>ESF mode:</p> <ol style="list-style-type: none"> If YEL[0] bit is set 'high' for a duration shorter or equal to the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link bits (M1-M12), RAI is transmitted for 255 patterns of 1111_1111_0000_0000 (approximately 1 second) If YEL[0] bit is set 'high' for a duration longer than the time required to transmit 255 patterns of 1111_1111_0000_0000 on the 4-kbit/s data link bits (M1-M12), RAI transmission continues until YEL[0] bit is set 'low'. If YEL[0] bit forms another pulse during the RAI transmission, it resets the pattern counter and extends the RAI duration for another 255 patterns of 1111_1111_0000_0000. (approximately 1 second) 													
10	<p>SF mode: RAI is transmitted as a "1" in the Fs bit of frame 12 (This is RAI for J1 SF standard).</p> <p>T1DM mode: RAI is transmitted as Y-bit = 0 (6th bit in the SYNC byte).</p> <p>ESF mode: RAI is controlled by the duration of YEL[1] bit. This allows continuous RAI of any length.</p>													
11	<p>SF, N, and T1DM mode: RAI format is the same as described above when YEL[1:0] is set to '01'.</p> <p>ESF mode: RAI duration is the same as described above when YEL[1:0] is set to '01', except that format of RAI is transmitted as 255 patterns of 1111_1111_1111_1111 (sixteen ones) on the 4kbits/s data link bits instead of 255 patterns of 1111_1111_0000_0000.</p> <p>NOTE: 255 patterns of 1111_1111_1111_111 is the J1 ESF RAI standard)</p>													