



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## GENERAL DESCRIPTION

The XRT94L31 is a highly integrated SONET/SDH terminator designed for E3/DS3/STS-1 mapping/de-mapping functions from either the STS-3 or STM-1 data stream. The XRT94L31 interfaces directly to the optical transceiver.

The XRT94L31 processes the section, line and path overhead in the SONET/SDH data stream. The processing of path overhead bytes within the STS-1s or TUG-3s includes 64 bytes for storing the J1 bytes. Path overhead bytes can be accessed through the microprocessor interface or via serial interface.

The XRT94L31 uses the internal E3/DS3 De-Synchronizer circuit with an internal pointer leak algorithm for clock smoothing as well as to remove the jitter due to mapping and pointer movements. These De-Synchronizer circuits do not need any external clock reference for its operation.

The SONET/SDH transmit blocks allow flexible insertion of TOH and POH bytes through both Hardware and Software. Individual POH bytes for the transmitted SONET/SDH signal are mapped either from the XRT94L31 memory map or from external interface. A1, A2 framing pattern, C1 byte and H1, H2 pointer byte are generated.

The SONET/SDH receive blocks receive SONET STS-3 signal or SDH STM-1 signal and perform the necessary transport and path overhead processing.

The XRT94L31 provides a line side APS (Automatic Protection Switching) interface by offering redundant receive serial interface to be switched at the frame boundary.

The XRT94L31 provides 3 mappers for performing STS-1/VC-3 to STS-1/DS3/E3 mapping function, one for each STS-1/DS3/E3 framers.

A PRBS test pattern generation and detection is implemented to measure the bit-error performance.

A general-purpose microprocessor interface is included for control, configuration and monitoring.


## APPLICATIONS

- Network switches
- Add/Drop Multiplexer
- W-DCS Digital Cross Connect Systems

## FEATURES

- Provides DS3/ E3 mapping/de-mapping for up to 3 tributaries through SONET STS-1 or SDH AU-3 and/or TUG-3/AU-4 containers
- Generates and terminates SONET/SDH section, line and path layers
- Integrated SERDES with Clock Recovery Circuit
- Provides SONET frame scrambling and descrambling
- Integrated Clock Synthesizer that generates 155 MHz and 77.76 MHz clock from an external 12.96/19.44/77.76 MHz reference clock
- Integrated 3 E3/DS3/STS-1 De-Synchronizer circuit that de-jitter gapped clock to meet 0.05Upp jitter requirements
- Access to Line or Section DCC
- Level 2 Performance Monitoring for E3 and DS3
- Supports mixing of STS-1E and DS3 or E3 and DS3 tributaries
- E3 and DS3 framers for both Transmit and Receive directions
- Complete Transport/Section Overhead Processing and generation per Telcordia and ITU standards
- Single PHY and Multi-PHY operations supported
- Full line APS support for redundancy applications
- Loopback support for both SONET/SDH as well as E3/DS3/STS-1
- Boundary scan capability with JTAG IEEE 1149-8-bit microprocessor interface
- 3.3 V  $\pm$  5% Power Supply; 5 V input signal tolerance
- -40°C to +85°C Operating Temperature Range
- Available in a 504 Ball TBGA package

FIGURE 1. BLOCK DIAGRAM OF THE XRT94L31



**ORDERING INFORMATION**

PART NUMBER	PACKAGE TYPE	OPERATING TEMPERATURE RANGE
XRT94L311B	27 x 27 504 Lead TBGA	-40°C to +85°C



**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION														
<b>MICROPROCESSOR INTERFACE</b>																		
Y22	PCLK	I	TTL	<p><b>Microprocessor Interface Clock Input:</b></p> <p>This clock input signal is only used if the Microprocessor Interface has been configured to operate in one of the Synchronous Modes (e.g., Power PC 403 Mode). If the Microprocessor Interface is configured to operate in one of these modes, then it will use this clock signal to do the following:</p> <ul style="list-style-type: none"> <li>To sample the CS*, WR*/R/W*, A[14:0], D[7:0], RD*/DS* and DBEN input pins, and To update the state of D[7:0] and the RDY/DTACK output signals.</li> </ul> <p><b>NOTES:</b></p> <ol style="list-style-type: none"> <li>The Microprocessor Interface can work with mPCLK frequencies ranging up to 33MHz.</li> <li>This pin is inactive if the Microprocessor Interface has been configured to operate in either the Intel-Asynchronous or the Motorola-Asynchronous Modes. In this case, tie this pin to GND.</li> </ol>														
AD25 AD23 AC21	PTYPE_0 PTYPE_1 TYPE_2	I	TTL	<p><b>Microprocessor Type Select input:</b></p> <p>These three input pins are used to configure the Microprocessor Interface block to readily support a wide variety of Microprocessor Interfaces. The relationship between the settings of these input pins and the corresponding Microprocessor Interface configuration is presented below.</p> <p>PTYPE[2:0]    Microprocessor Interface Mode</p> <table border="0"> <tr> <td>000</td> <td>Intel-Asynchronous Mode</td> </tr> <tr> <td>001</td> <td>Motorola - Asynchronous Mode</td> </tr> <tr> <td>010</td> <td>Intel X86</td> </tr> <tr> <td>011</td> <td>Intel I960</td> </tr> <tr> <td>100</td> <td>IDT3051/52 (MIPS)</td> </tr> <tr> <td>101</td> <td>Power PC 403 Mode</td> </tr> <tr> <td>111</td> <td>Motorola 860</td> </tr> </table>	000	Intel-Asynchronous Mode	001	Motorola - Asynchronous Mode	010	Intel X86	011	Intel I960	100	IDT3051/52 (MIPS)	101	Power PC 403 Mode	111	Motorola 860
000	Intel-Asynchronous Mode																	
001	Motorola - Asynchronous Mode																	
010	Intel X86																	
011	Intel I960																	
100	IDT3051/52 (MIPS)																	
101	Power PC 403 Mode																	
111	Motorola 860																	
AD27 AB25 W23 Y24 AD26 AC25 AA24 Y23 AE24 AB20 AD22 AC20 AD21 AE23 AF24	PADDR_0 PADDR_1 PADDR_2 PADDR_3 PADDR_4 PADDR_5 PADDR_6 PADDR_7 PADDR_8 PADDR_9 PADDR_10 PADDR_11 PADDR_12 PADDR_13 PADDR_14	I	TTL	<p><b>Address Bus Input pins (Microprocessor Interface):</b></p> <p>These pins permit the Microprocessor to identify on-chip registers and Buffer/Memory locations (within the XRT94L31) whenever it performs READ and WRITE operations with the XRT94L31.</p>														

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
AD20 AC19 AE22 AG24 AE21 AD19 AF23 AE20	PDATA_0 PDATA_1 PDATA_2 PDATA_3 PDATA_4 PDATA_5 PDATA_6 PDATA_7	I/O	TTL	<p><b>Bi-Directional Data Bus pins (Microprocessor Interface):</b> These pins are used to drive and receive data over the bi-directional data bus, whenever the Microprocessor performs READ and WRITE operations with the Microprocessor Interface of the XRT94L31.</p>
AF22	PWR_L/R/W*	I	TTL	<p><b>Write Strobe/Read-Write Operation Identifier:</b> The function of this input pin depends upon which mode the Microprocessor Interface has been configured to operate in, as described below.</p> <p><b>Intel-Asynchronous Mode - WR* - Write Strobe Input:</b> If the Microprocessor Interface is configured to operate in the Intel-Asynchronous Mode, then this input pin functions as the WR* (Active-Low WRITE Strobe) input signal from the Microprocessor. Once this active-low signal is asserted, then the input buffers (associated with the Bi-Directional Data Bus pins, D[7:0]) will be enabled. The Microprocessor Interface will latch the contents on the Bi-Directional Data Bus (into the target register or address location, within the XRT94L31) upon the rising of this input.</p> <p><b>Motorola-Asynchronous Mode - R/W* - Read/Write Operation Identification Input Pin:</b> If the Microprocessor Interface is operating in the Motorola-Asynchronous Mode, then this pin is functionally equivalent to the R/W* input pin. In the Motorola Mode, a READ operation occurs if this pin is held at a logic 1, coincident to a falling edge of the RD/DS* (Data Strobe) input pin.</p> <p><b>PowerPC 403 Mode - R/W* - Read/Write Operation Identification Input:</b> If the Microprocessor Interface is configured to operate in the PowerPC 403 Mode, then this input pin will function as the Read/Write Operation Identification input pin.</p> <p>Anytime the Microprocessor Interface samples this input signal at a logic "Low" (while also sampling the CS* input pin "Low") upon the rising edge of PCLK, then the Microprocessor Interface will (upon the very same rising edge of PCLK) latch the contents of the Address Bus (A[14:0]) into the Microprocessor Interface circuitry, in preparation for this forthcoming READ operation. At some point (later in this READ operation) the Microprocessor will also assert the DBEN*/OE* input pin, and the Microprocessor Interface will then place the contents of the target register (or address location within the XRT94L31) upon the Bi-Directional Data Bus pins (D[7:0]), where it can be read by the Microprocessor.</p> <p>Anytime the Microprocessor Interface samples this input signal at a logic "High" (while also sampling the CS* input pin at a logic "Low") upon the rising edge of PCLK, then the Microprocessor Interface will (upon the very same rising edge of PCLK) latch the contents of the Address Bus (A[14:0]) into the Microprocessor Interface circuitry, in preparation for the forthcoming WRITE operation. At some point (later in this WRITE operation) the Microprocessor will also assert the RD*/DS*/WE* input pin, and the Microprocessor Interface will then latch the contents of the Bi-Directional Data Bus (D[7:0]) into the contents of the target register or buffer location (within the XRT94L31).</p>

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
AC18	PRD_L/DS*/WE*	I	TTL	<p><b>READ Strobe /Data Strobe:</b> The function of this input pin depends upon which mode the Microprocessor Interface has been configured to operate in, as described below.</p> <p><b>Intel-Asynchronous Mode - RD* - READ Strobe Input:</b> If the Microprocessor Interface is operating in the Intel-Asynchronous Mode, then this input pin will function as the RD* (Active "Low" READ Strobe) input signal from the Microprocessor. Once this active-low signal is asserted, then the XRT94L31 will place the contents of the addressed register (or buffer location) on the Microprocessor Bi-directional Data Bus (D[7:0]). When this signal is negated, the Data Bus will be tri-stated.</p> <p><b>Motorola-Asynchronous (68K) Mode - DS* - Data Strobe Input:</b> If the Microprocessor Interface is operating in the Motorola Asynchronous Mode, then this input will function as the DS* (Data Strobe) input signal.</p> <p><b>PowerPC 403 Mode - WE* - Write Enable Input:</b> If the Microprocessor Interface is operating in the PowerPC 403 Mode, then this input pin will function as the WE* (Write Enable) input pin. Anytime the Microprocessor Interface samples this active-low input signal (along with CS* and WR*/R/W*) also being asserted (at a logic level) upon the rising edge of PCLK, then the Microprocessor Interface will (upon the very same rising edge of PCLK) latch the contents on the Bi-Directional Data Bus (D[7:0]) into the target on-chip register or buffer location within the XRT94L31.</p>
AG23	ALE/AS_L	I	TTL	<p><b>Address Latch Enable/Address Strobe:T</b> he function of this input pin depends upon which mode the Microprocessor Interface has been configured to operate in, as described below.</p> <p><b>Intel-Asynchronous Mode - ALE</b> If the Microprocessor Interface (of the XRT94L31) has been configured to operate in the Intel-Asynchronous Mode, then this active-high input pin is used to latch the address (present at the Microprocessor Interface Address Bus input pins (A[14:0]) into the XRT94L31 Microprocessor Interface block and to indicate the start of a READ or WRITE cycle. Pulling this input pin "High" enables the input bus drivers for the Address Bus input pins (A[14:0]). The contents of the Address Bus will be latched into the XRT94L31 Microprocessor Interface circuitry, upon the falling edge of this input signal.</p> <p><b>Motorola-Asynchronous (68K) Mode - AS*</b> If the Microprocessor Interface has been configured to operate in the Motorola-Asynchronous Mode, then this active-low input pin is used to latch the data (residing on the Address Bus, A[14:0]) into the Microprocessor Interface circuitry of the XRT94L31. Pulling this input pin "Low" enables the input bus drivers for the Address Bus input pins. The contents of the Address Bus will be latched into the Microprocessor Interface circuitry, upon the rising edge of this signal.</p> <p><b>PowerPC 403 Mode - No Function - Tie to GND:</b> If the Microprocessor Interface has been configured to operate in the PowerPC 403 Mode, then this input pin has no role nor function and should be tied to GND.</p>

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
AE19	PCS_L	I	TTL	<p><b>Chip Select Input:</b> This active-low signal must be asserted in order to select the Microprocessor Interface for READ and WRITE operations between the Microprocessor and the XRT94L31 on-chip registers, LAPD and Trace Buffer locations.</p>
AD18	PRDY_L/ DTACK*RDY	O	CMOS	<p><b>READY or DTACK Output:</b> The function of this input pin depends upon which mode the Microprocessor Interface has been configured to operate in, as described below.</p> <p><b>Intel Asynchronous Mode - RDY* - READY output:</b> If the Microprocessor Interface has been configured to operate in the Intel-Asynchronous Mode, then this output pin will function as the active-low READY output. During a READ or WRITE cycle, the Microprocessor Interface block will toggle this output pin to the logic "Low" level ONLY when it (the Microprocessor Interface) is ready to complete or terminate the current READ or WRITE cycle. Once the Microprocessor has determined that this input pin has toggled to the logic "Low" level, then it is now safe for it to move on and execute the next READ or WRITE cycle. If (during a READ or WRITE cycle) the Microprocessor Interface block is holding this output pin at a logic "High" level, then the Microprocessor is expected to extend this READ or WRITE cycle, until it detects this output pin being toggled to the logic "Low" level.</p> <p><b>Motorola Mode - DTACK* - Data Transfer Acknowledge Output:</b> If the Microprocessor Interface has been configured to operate in the Motorola-Asynchronous Mode, then this output pin will function as the active-low DTACK* output. During a READ or WRITE cycle, the Microprocessor Interface block will toggle this output pin to the logic "Low" level, ONLY when it (the Microprocessor Interface) is ready to complete or terminate the current READ or WRITE cycle. Once the Microprocessor has determined that this input pin has toggled to the logic "Low" level, then it is now safe for it to move on and execute the next READ or WRITE cycle. If (during a READ or WRITE cycle) the Microprocessor Interface block is holding this output pin at a logic "High" level, then the Microprocessor is expected to extend this READ or WRITE cycle, until it detects this output pin being toggled to the logic "Low" level.</p> <p><b>PowerPC 403 Mode - RDY - Ready Output:</b> If the Microprocessor Interface has been configured to operate in the PowerPC 403 Mode, then this output pin will function as the active-high READY output. During a READ or WRITE cycle, the Microprocessor Interface block will toggle this output pin to the logic "High" level, ONLY when the Microprocessor Interface is ready to complete or terminate the current READ or WRITE cycle. Once the Microprocessor has sampled this signal being at a logic "High" level (upon the rising edge of PCLK) then it is now safe for it to move on and execute the next READ or WRITE cycle. The Microprocessor Interface will update the state of this output pin upon the rising edge of PCLK.</p>

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
AF21	PDBEN_L	I	TTL	<b>Bi-directional Data Bus Enable Input pin:</b> This input pin is used to either enable or tri-state the Bi-Directional Data Bus pins (D[7:0]), as described below. Setting this input pin "Low" enables the Bi-directional Data bus. Setting this input "High" tri-states the Bi-directional Data Bus.
AF20	PBLAST_L	I	TTL	<b>Last Burst Transfer Indicator input pin:</b> If the Microprocessor Interface is operating in the Intel-I960 Mode, then this input pin is used to indicate (to the Microprocessor Interface block) that the current data transfer is the last data transfer within the current burst operation. The Microprocessor should assert this input pin (by toggling it "Low") in order to denote that the current READ or WRITE operation (within a BURST operation) is the last operation of this BURST operation. <i><b>NOTE:</b> Connect this input pin to GND whenever the Microprocessor Interface has been configured to operate in the Intel-Async, Motorola 68K and IBM PowerPC 403 modes.</i>
AG22	PINT_L	O	CMOS	<b>Interrupt Request Output:</b> This open-drain, active-low output signal will be asserted when the Mapper/Framer device is requesting interrupt service from the Microprocessor. This output pin should typically be connected to the Interrupt Request input of the Microprocessor.
AB24	RESET_L	I	TTL	<b>Reset Input:</b> When this active-low signal is asserted, the XRT94L31 will be asynchronously reset. When this occurs, all outputs will be tri-stated and all on-chip registers will be reset to their default values.
AE18	DIRECT_ADD_SEL	I	TTL	<b>Address Location Select input pin:</b> This input pin must be pulled "High" in order to permit normal operation of the Microprocessor Interface.
<b>SONET/SDH SERIAL LINE INTERFACE PINS</b>				
T3	RXLDAT_P	I	LVPECL	<b>Receive STS-3/STM-1 Data - Positive Polarity PECL Input:</b> This input pin, along with RXLDAT_N functions as the Recovered Data Input, from the Optical Transceiver or as the Receive Data Input from the system back-plane <i><b>NOTE:</b> For APS (Automatic Protection Switching) purposes, this input pin, along with RXLDAT_N functions as the Primary STS-3/STM-1 Receive Data Input Port.</i>
T2	RXLDAT_N	I	LVPECL	<b>Receive STS-3/STM-1 Data - Negative Polarity PECL Input:</b> This input pin, along with RXLDAT_P functions as the Recovered Data Input, from the Optical Transceiver or as the Receive Data Input from the system back-plane. <i><b>NOTE:</b> For APS (Automatic Protection Switching) purposes, this input pin, along with RXLDAT_P functions as the Primary Receive STS-3/STM-1 Data Input Port</i>



**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
U2	RXLDAT_R_P	I	LVPECL	<p><b>Receive STS-3/STM-1 Data - Positive Polarity PECL Input - Redundant Port:</b></p> <p>This input pin, along with RXLDAT_R_N functions as the Recovered Data Input, from the Optical Transceiver or as the Receive Data Input from the system back-plane.</p> <p><b>NOTE:</b> For APS (Automatic Protection Switching) purposes, this input pin, along with RXLDAT_R_N functions as the Redundant Receive STS-3/STM-1 Data Input Port.</p>
U1	RXLDAT_R_N	I	LVPECL	<p><b>Receive STS-3/STM-1 Data - Negative Polarity PECL Input - Redundant Port:</b></p> <p>This input pin, along with RXLDAT_R_P functions as the Recovered Data Input, from the Optical Transceiver or as the Receive Data Input from the system back-plane.</p> <p><b>NOTE:</b> For APS (Automatic Protection Switching) purposes, this input pin, along with RXLDAT_R_N functions as the Redundant Receive STS-3/STM-1 Data Input Port.</p>
AE27	RXCLK_19MHZ	O	CMOS	<p><b>19.44MHz Recovered Output Clock:</b></p> <p>This pin outputs a 19.44MHz clock signal that has been derived from the incoming STS-3/STM-1 LVPECL line signal (via the Receive STS-3/STM-1 PECL Interface block) and has been extracted out and derived by Clock and Data Recovery PLL (within the Receive STS-3/STM-1 PECL Interface block).</p> <p>To operate the STS-3/STM-1 Interface of the XRT94L31 in the loop-timing mode, route this particular output signal through a narrow-band PLL (in order to attenuate any jitter within this signal) prior to routing it to the REFTTL input pin.</p>
P3	REFCLK_P	I	LVPECL	<p><b>Transmit Reference Clock - Positive Polarity PECL Input:</b></p> <p>This input pin, along with REFCLK_N and REFTTL can be configured to function as the timing source for the STS-3/STM-1 Transmit Interface Block.</p> <p>If these two input pins are configured to function as the timing source, a 155.52MHz clock signal must be applied to these input pins in the form of a PECL signal. Configure these two inputs to function as the timing source by writing the appropriate data into the Transmit Line Interface Control Register (Address Location = 0x0383)</p> <p><b>NOTE:</b> If REFTTL clock input is used, set this pin to a logic "High"</p>
P2	REFCLK_N	I	LVPECL	<p><b>Transmit Reference Clock - Negative Polarity PECL Input:</b></p> <p>This input pin, along with REFCLK_P and REFTTL can be configured to function as the timing source for the STS-3/STM-1 Transmit Interface Block.</p> <p>If these two input pins are configured to function as the timing source, then the user must apply a 155.52MHz clock signal, in the form of a PECL signal to these input pins. These two inputs can be configured to function as the timing source by writing the appropriate data into the Transmit Line Interface Control Register (Address Location = 0x0383).</p> <p><b>NOTE:</b> Set this pin to a logic "Low" if REFTTL clock input is used</p>

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
P5	TXLDATO_P	O	LVPECL	<p><b>Transmit STS-3/STM-1 Data - Positive Polarity LVPECL Output:</b></p> <p>This output pin, along with TXLDATO_N functions as the Transmit Data Output (from the Transmit STS-3/STM-1 PECL Interface block), to the Optical Transceiver (for transmission to remote terminal equipment) or to the system back-plane (for transmission to some other System-Board).</p> <p>For High-Speed Back-Plane Applications, data is output from these output pins upon the rising/falling edge of TXLCLKO_P/TXLCLKO_N.</p> <p><b>NOTE:</b> For APS (Automatic Protection Switching) purposes, this output pin, along with TXLDATO_N functions as the Primary Transmit STS-3/STM-1 Data Output Port.</p>
P6	TXLDATO_N	O	LVPECL	<p><b>Transmit STS-3/STM-1 Data - Negative Polarity LVPECL Output:</b></p> <p>This output pin, along with TXLDATO_P functions as the Transmit Data Output (from the Transmit STS-3/STM-1 PECL Interface block), to the Optical Transceiver (for transmission to remote terminal equipment) or to the system back-plane (for transmission to some other System board).</p> <p>For High-Speed Back-Plane Applications, data is output from these output pins upon the rising/falling edge of TXLCLKO_P/TXLCLKO_N.</p> <p><b>NOTE:</b> For APS (Automatic Protection Switching) purposes, this output pin, along with TXLDATO_P functions as the Primary Transmit STS-3/STM-1 Data Output Port.</p>
M4	TXLDATO_R_P	O	LVPECL	<p><b>Transmit STS-3/STM-1 Data - Positive Polarity LVPECL Output - Redundant Port:</b></p> <p>This output pin, along with TXLDATO_R_N functions as the Transmit Data Output (from the Transmit STS-3/STM-1 PECL Interface block), to the Optical Transceiver or to the system back-plane.</p> <p>For High-Speed Back-Plane Applications, data is output from these output pins upon the rising/falling edge of TXLCLKO_R_P/TXLCLKO_R_N).</p> <p><b>NOTE:</b> For APS (Automatic Protection Switching) purposes, this output pin, along with TXLDATO_N functions as the Redundant Transmit STS-3/STM-4 Data Output Port.</p>
M3	TXLDATO_R_N	O	LVPECL	<p><b>Transmit STS-3/STM-1 Data - Negative Polarity LVPECL Output - Redundant Port:</b></p> <p>This output pin, along with TXLDATO_R_P functions as the Transmit Data Output (from the Transmit STS-3/STM-1 PECL Interface block), to the Optical Transceiver (for transmission to remote terminal equipment) or to the system back-plane (for transmission to some other System board).</p> <p>For High-Speed Back-Plane Applications, data is output from these output pins upon the rising/falling edge of TXLCLKO_R_P/TXLCLKO_R_N).Note:</p> <p><b>NOTE:</b> For APS (Automatic Protection Switching) purposes, this output pin, along with TXLDATO_R_P functions as the Redundant Transmit STS-3/STM-1 Data Output Port.</p>

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
N6	TXLCLKO_P	O	LVPECL	<p><b>Transmit STS-3/STM-1 Clock - Positive Polarity PECL Output:</b></p> <p>This output pin, along with TXLCLKO_N functions as the Transmit Clock Output signal.</p> <p>These output pins are typically used in High-Speed Back-Plane Applications. In this case, outbound STS-3/STM-1 data is output via the TXLDATO_P/TXLDATO_N output pins upon the rising edge of this clock signal.</p> <p><b>NOTE:</b> For APS (Automatic Protection Switching) purposes, this output pin, along with TXLCLKO_N functions as the Primary Transmit Output Clock signal.</p>
N5	TXLCLKO_N	O	LVPECL	<p><b>Transmit STS-3/STM-1 Clock - Negative Polarity PECL Output:</b></p> <p>This output pin, along with TXLCLKO_P functions as the Transmit Clock Output signal.</p> <p>These output pins are typically used in High-Speed Back-Plane Applications. In this case, outbound STS-3/STM-1 data is output via the TXLDATO_P/TXLDATO_N output pins upon the falling edge of this clock signal.</p> <p><b>NOTE:</b> For APS (Automatic Protection Switching) purposes, this output pin, along with TXLCLKO_N functions as the Primary Transmit Output Clock signal.</p>
M1	TXLCLKO_R_P	O	LVPECL	<p><b>Transmit STS-3/STM-1 Clock - Positive Polarity PECL Output - Redundant Port:</b></p> <p>This output pin, along with TXLCLKO_R_N functions as the Transmit Clock Output signal.</p> <p>These output pins are typically used in High-Speed Back-Plane Applications. In this case, outbound STS-3/STM-1 data is output via the TXLDATO_R_P/TXLDATO_R_N output pins upon the rising edge of this clock signal.</p> <p><b>NOTE:</b> For APS (Automatic Protection Switching) purposes, this output pin, along with TXLCLKO_R_N functions as the Redundant Transmit Output Clock signal.</p>
M2	TXLCLKO_R_N	O	LVPECL	<p><b>Transmit STS-3/STM-1 Clock - Negative Polarity PECL Output - Redundant Port:</b></p> <p>This output pin, along with TXLCLKO_R_P functions as the Transmit Clock Output signal. These output pins are typically used in High-Speed Back-Plane Applications. In this case, outbound STS-3/STM-1 data is output via the TXLDATO_R_P/TXLDATO_R_N output pins upon the rising edge of this clock signal.</p> <p><b>NOTE:</b> For APS (Automatic Protection Switching) purposes, this output pin, along with TXLCLKO_R_P functions as the Redundant Transmit Output Clock signal.</p>

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
P1	REFTTL	I	TTL	<p><b>19.44MHz or 77.76MHz Clock Synthesizer Reference Clock Input Pin:</b></p> <p>The function of this input pin depends upon whether or not the Clock Synthesizer block is enabled.</p> <p><b>If Clock Synthesizer is Enabled.</b></p> <p>If the Clock Synthesizer block is enabled, then it will be used to generate the 155.52MHz, 19.44MHz and/or 77.76MHz clock signal for the Transmit STS-3/STM-1 circuitry. In this mode, the user should apply a clock signal of any of the following frequencies to this input pin.</p> <ul style="list-style-type: none"> <li>• 19.44 MHz</li> <li>• 38.88 MHz</li> <li>• 51.84 MHz</li> <li>• 77.76 MHz</li> </ul> <p>Afterwards, the user needs to write the appropriate data into the Transmit Line Interface Control Register (Address Location = 0x0383) in order to (1) configure the Clock Synthesizer Block to accept any of the above-mentioned signals and generate a 155.52MHz, 19.44MHz or 77.76MHz clock signal, (2) to configure the Clock Synthesizer to function as the Clock Source for the STS-3/STM-1 block.</p> <p><b>If Clock Synthesizer is NOT Enabled:</b></p> <p>If the Clock Synthesizer block is NOT enabled, then it will NOT be used to generate the 19.44MHz and/or 77.76MHz clock signal, for the STS-3/STM-1 block. In this configuration setting, the user MUST apply a 19.44MHz clock signal to this input pin.</p> <p><b>NOTE:</b> <i>The user must place a clock signal to this input pin in order to perform READ and WRITE operations to much of the SONET/SDH-related registers via the Microprocessor Interface.</i></p>



**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION									
AG3	LOSTTL	I	TTL	<p><b>Loss of Optical Carrier Input - Primary Receive STS-3/STM-1 PECL Interface - TTL Input:</b></p> <p>If the user is using an Optical Transceiver that contains an LOS (or Signal Detect) output that is of the CMOS/TTL format, then connect this LOS output signal to this input pin of the XRT94L31.</p> <p>Configure the LOSTTL input pin to be either an active-low or an active-high signal, by pulling the LOSPECL input pin to the appropriate level as described below.</p> <table border="1" data-bbox="716 573 1362 953"> <thead> <tr> <th>LOSPECL</th> <th>LOSTTL Active-Low/ Active-High</th> <th>Description of LOSTTL</th> </tr> </thead> <tbody> <tr> <td>GND</td> <td>Active-Low</td> <td>Setting this input pin "low" configures the Receive Line Interface block to declare the "LOS_Detect" condition.</td> </tr> <tr> <td>VDD</td> <td>Active-High</td> <td>Setting this input pin "high" configures the Receive Line Interface block to declare the "LOS_Detect" condition.</td> </tr> </tbody> </table> <p>If this input pin is pulled to the appropriate state such that LOS is TRUE, then all of the following events will happen.</p> <ul style="list-style-type: none"> <li>• The Primary Receive STS-3 TOH Processor block will declare the Loss of Optical Carrier condition.</li> <li>• The Primary Receive STS-3/STM-1 Line Interface block will declare the LOS_Detect condition.</li> </ul> <p><b>NOTE:</b> <i>If this input pin is pulled to the appropriate state such that LOS is TRUE, this (by itself) will NOT cause the Primary Receive STS-3 TOH Processor block to declare the LOS defect condition.</i></p>	LOSPECL	LOSTTL Active-Low/ Active-High	Description of LOSTTL	GND	Active-Low	Setting this input pin "low" configures the Receive Line Interface block to declare the "LOS_Detect" condition.	VDD	Active-High	Setting this input pin "high" configures the Receive Line Interface block to declare the "LOS_Detect" condition.
LOSPECL	LOSTTL Active-Low/ Active-High	Description of LOSTTL											
GND	Active-Low	Setting this input pin "low" configures the Receive Line Interface block to declare the "LOS_Detect" condition.											
VDD	Active-High	Setting this input pin "high" configures the Receive Line Interface block to declare the "LOS_Detect" condition.											

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION									
AG25	LOSTTL_R	I	TTL	<p><b>Loss of Optical Carrier Input - Redundant Receive STS-3/STM-1 PECL Interface - TTL Input:</b></p> <p>If the user is using the Optical Transceiver that contains an LOS (or Signal Detect) output that is of the CMOS/TTL format, then connect this LOS output signal to this input pin of the XRT94L31.</p> <p>Configure the LOSTTL_R input pin to either an active-low or an active-high signal, by pulling the LOSPECL_R input pin to the appropriate level as described below.</p> <table border="1" data-bbox="751 590 1421 995"> <thead> <tr> <th>LOSPECL_R</th> <th>LOSTTL_R Active-Low/ Active-High</th> <th>Description of LOSTTL_R</th> </tr> </thead> <tbody> <tr> <td>GND</td> <td>Active-Low</td> <td>Setting this input pin "low" configures the Redundant Receive Line Interface block to declare the "LOS_Detect" condition.</td> </tr> <tr> <td>VDD</td> <td>Active-High</td> <td>Setting this input pin "high" configures the Redundant Receive Line Interface block to declare the "LOS_Detect" condition.</td> </tr> </tbody> </table> <p>If this input pin is pulled to the appropriate state such that LOS is TRUE, then all of the following events will happen.</p> <p>The Redundant Receive STS-3 TOH Processor block will declare the Loss of Optical Carrier condition</p> <p>The Redundant Receive STS-3/STM-1 Line Interface block will declare the LOS_Detect condition.</p> <p><b>NOTE:</b> <i>If this input pin is pulled to the appropriate state such that LOS is TRUE, this (by itself) will NOT cause the Redundant Receive STS-3 TOH Processor block to declare the LOS defect condition.</i></p>	LOSPECL_R	LOSTTL_R Active-Low/ Active-High	Description of LOSTTL_R	GND	Active-Low	Setting this input pin "low" configures the Redundant Receive Line Interface block to declare the "LOS_Detect" condition.	VDD	Active-High	Setting this input pin "high" configures the Redundant Receive Line Interface block to declare the "LOS_Detect" condition.
LOSPECL_R	LOSTTL_R Active-Low/ Active-High	Description of LOSTTL_R											
GND	Active-Low	Setting this input pin "low" configures the Redundant Receive Line Interface block to declare the "LOS_Detect" condition.											
VDD	Active-High	Setting this input pin "high" configures the Redundant Receive Line Interface block to declare the "LOS_Detect" condition.											

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION									
L4	LOSPECL_P	I	LVPECL	<p><b>Loss of Optical Carrier/Signal Input - Single-Ended PECL Interface Input - Primary Receive STS-3/STM-1 PECL Interface:</b></p> <p>If the user is using an Optical Transceiver that contains an LOS (or Signal Detect) output pin that is of the LVPECL format, then connect this LOS output signal to this input pin of the XRT94L31.</p> <p>Configure the LOSPECL_P input pin to function as either an active-low or active-low signal by pulling the LOSTTL input pin to the appropriate level as described below.</p> <table border="1" data-bbox="704 590 1373 995"> <thead> <tr> <th>LOSTTL</th> <th>LOSPECL_P Active-Low/Active-High</th> <th>Description of LOSPECL_P</th> </tr> </thead> <tbody> <tr> <td>GND</td> <td>Active-Low</td> <td>Setting this input pin "low" configures the Receive Line Interface block to declare the "LOS_Detect" condition.</td> </tr> <tr> <td>VDD</td> <td>Active-High</td> <td>Setting this input pin "high" configures the Receive Line Interface block to declare the "LOS_Detect" condition.</td> </tr> </tbody> </table> <p>If this input pin is pulled to the appropriate state such that LOS is TRUE, then all of the following events will happen.</p> <ul style="list-style-type: none"> <li>• The Primary Receive STS-3 TOH Processor block will declare the Loss of Optical Carrier condition.</li> <li>• The Primary Receive STS-3/STM-1 Line Interface block will declare the LOS_Detect condition.</li> </ul> <p><b>NOTE:</b> <i>If this input pin is pulled to the appropriate state such that LOS is TRUE, this (by itself) will NOT cause the Primary Receive STS-3 TOH Processor block to declare the LOS defect condition.</i></p>	LOSTTL	LOSPECL_P Active-Low/Active-High	Description of LOSPECL_P	GND	Active-Low	Setting this input pin "low" configures the Receive Line Interface block to declare the "LOS_Detect" condition.	VDD	Active-High	Setting this input pin "high" configures the Receive Line Interface block to declare the "LOS_Detect" condition.
LOSTTL	LOSPECL_P Active-Low/Active-High	Description of LOSPECL_P											
GND	Active-Low	Setting this input pin "low" configures the Receive Line Interface block to declare the "LOS_Detect" condition.											
VDD	Active-High	Setting this input pin "high" configures the Receive Line Interface block to declare the "LOS_Detect" condition.											

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION									
L3	LOSPECL_R	I	LVPECL	<p><b>Loss of Optical Carrier/Signal Input - Single-Ended PECL Interface Input - Redundant Receive STS-3/STM-1 PECL Interface:</b></p> <p>If the user is using an Optical Transceiver that contains an LOS (or Signal Detect) output pin that is of the LVPECL format, then connect this LOS output signal to this input pin of the XRT94L31.</p> <p>Configure the LOSPECL_R input pin to function as either an active-low or active-low signal by pulling the LOSTTL input pin to the appropriate level as described below.</p> <table border="1" data-bbox="751 590 1422 997"> <thead> <tr> <th>LOSTTL</th> <th>LOSPECL_R Active-Low/Active-High</th> <th>Description of LOSPECL_R</th> </tr> </thead> <tbody> <tr> <td>GND</td> <td>Active-Low</td> <td>Setting this input pin "low" configures the Redundant Receive Line Interface block to declare the "LOS_Detect" condition.</td> </tr> <tr> <td>VDD</td> <td>Active-High</td> <td>Setting this input pin "high" configures the Redundant Receive Line Interface block to declare the "LOS_Detect" condition.</td> </tr> </tbody> </table> <p>If this input pin is pulled to the appropriate state such that LOS is TRUE, then all of the following events will happen.</p> <ul style="list-style-type: none"> <li>• The Redundant Receive STS-3 TOH Processor block will declare the Loss of Optical Carrier condition.</li> <li>• The Redundant Receive STS-3/STM-1 Line Interface block will declare the LOS_Detect condition. Note:</li> </ul> <p><b>NOTE:</b> <i>If this input pin is pulled to the appropriate state such that LOS is TRUE, this (by itself) will NOT cause the Redundant Receive STS-3 TOH Processor block to declare the LOS defect condition..</i></p>	LOSTTL	LOSPECL_R Active-Low/Active-High	Description of LOSPECL_R	GND	Active-Low	Setting this input pin "low" configures the Redundant Receive Line Interface block to declare the "LOS_Detect" condition.	VDD	Active-High	Setting this input pin "high" configures the Redundant Receive Line Interface block to declare the "LOS_Detect" condition.
LOSTTL	LOSPECL_R Active-Low/Active-High	Description of LOSPECL_R											
GND	Active-Low	Setting this input pin "low" configures the Redundant Receive Line Interface block to declare the "LOS_Detect" condition.											
VDD	Active-High	Setting this input pin "high" configures the Redundant Receive Line Interface block to declare the "LOS_Detect" condition.											



**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
V1	LOCKDET	O	CMOS	<p><b>Lock Detect Output Pin - Clock and Data Recovery PLL Block</b></p> <p>This output pin indicates whether or not the Clock and data recovery PLL block has obtained lock to incoming STS-3/STM-1 signal.</p> <p>As the Receive STS-3/STM-1 PECL Interface block receives this STS-3/STM-1 signal, the CDR (Clock and Data Recovery) PLL will attempt to lock onto this STS-3/STM-1 PECL signal. The Receive STS-3/STM-1 PECL Interface block will (internally) derive a 19.44MHz clock signal from this incoming STS-3/STM-1 PECL signal. The CDR PLL will then continuously compare the frequency of this 19.44MHz clock signal, with that derived from either the Clock Synthesizer block (or from the 19.44MHz clock signal applied to the REFTTL input pin).</p> <p>If the CDR PLL determines that the frequency difference between these two signals is less than 0.05%, then it will declare that the CDR PLL is in Lock. If the CDR PLL determines that the frequency difference between these two signals is greater than 0.05%, then it will declare the the CDR PLL is Out of Lock.</p> <p>0 - Indicates that the CDR PLL (within the Receive STS-3/STM-1 PECL Interface Block) is declaring the Lock Condition.</p> <p>1 - Indicates that the CDR PLL is declaring the Out of Lock Condition.</p>
<b>STS-3/STM-1 TELECOM BUS INTERFACE - TRANSMIT DIRECTION</b>				
E1	TXA_CLK	O	CMOS	<p><b>Transmit STS-3/STM-1 Telecom Bus Interface - Clock Output Signal:</b></p> <p>This output clock signal functions as the clock source for the Transmit STS-3/STM-1 Telecom Bus Interface. All signals, that are output via the Transmit STS-3/STM-1 Telecom Bus Interface (e.g., TXA_C1J1, TXA_ALARM, TXA_DP, TXA_PL and TXA_D[7:0]) are updated upon the rising edge of this clock signal.</p> <p>This clock signal operates at 19.44MHz and is derived from the Clock Synthesizer block.</p>
F2	TXA_C1J1whether or not the	O	CMOS	<p><b>Transmit STS-3/STM-1 Telecom Bus Interface - C1/J1 Byte Phase Indicator Output Signal:</b></p> <p>This output pin pulses "High" under the following two conditions;</p> <ul style="list-style-type: none"> <li>• Coincident to whenever the C1/J0 byte (of the outbound STS-3/STM-1 signal) is being output via the TxA_D[7:0] output, and</li> <li>• Coincident to whenever the J1 byte(s) (of the outbound STS-3/STS-3c/STM-1 signal) is being output via the TxA_D[7:0] output.</li> </ul> <p><b>NOTES:</b></p> <ol style="list-style-type: none"> <li>1. The Transmit STS-3/STM-1 Telecom Bus Interface will indicate that it is currently transmitting the C1 byte (via the TXA_D[7:0] output pins), by pulsing this output pin "High" (for one period of TXA_CLK) and keeping the TXA_PL output pin pulled "Low".</li> <li>2. The Transmit STS-3/STM-1 Telecom Bus will indicate that it is currently transmitting the J1 byte (via the TXA_D[7:0] output pins), by pulsing this output pin "High" (for one period of TXA_CLK) while the TXA_PL output pin is pulled "High".</li> <li>3. This output pin is only active if the Transmit STS-3/STM-1 Telecom Bus Interface block is enabled and is configured to operate in the Re-Phase OFF Mode.</li> </ol>

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
E2	TXA_ALARM	O	CMOS	<p><b>Transmit STS-3/STM-1 Telecom Bus - Alarm Indicator Output signal:</b></p> <p>This output pin pulses "High", coincident to the instant that the Transmit STS-3/STM-1 Telecom Bus outputs a byte (via the TxA_D[7:0] output pins) that pertains to any that STS-1 or STS-3c signal is carrying the AIS-P indicator.</p> <p>This output pin is "Low" for all other conditions.</p> <p><b>NOTE:</b> <i>This output pin is only active if the Transmit STS-3/STM-1 Telecom Bus Interface is enabled and has been configured to operate in the Re-Phase OFF Mode.</i></p>
H3	TXA_DP	O	CMOS	<p><b>Transmit STS-3/STM-1 Telecom Bus - Parity Output pin:</b></p> <p>This output pin can be configured to function as one of the following. To reflect either the EVEN or ODD parity value of the bits which are currently being output via the TXA_D[7:0] output pins.</p> <p>To reflect either the EVEN or ODD parity value of the bits which are currently being output via the TXA_D[7:0] output pins and the states of the TXA_PL and TXA_C1J1 output pins.</p> <p><b>NOTE:</b> <i>Any one of these configuration selections can be made by writing the appropriate value into the Telecom Bus Control Register (Address Location = 0x0137).</i></p>
G4	TxSBFP	I	TTL	<p><b>Transmit STS-3/STM-1 Frame Alignment Sync Input:</b></p> <p>The Transmit STS-3 TOH Processor Block can be configured to initiate its generation of a new outbound STS-3/STM-1 frame based upon an externally supplied 8kHz clock signal to this input pin. If this feature is used, the Transmit STS-3/STM-1 Telecom Bus Interface will begin transmitting the very first byte of given STS-3 or STM-1 frame, upon sensing a rising edge (of the 8kHz signal) at this input pin.</p> <p><b>NOTES:</b></p> <ol style="list-style-type: none"> <li><i>If this input pin is connected to GND, then the Transmit STS-3 TOH Processor block will generate its outbound STS-3/STM-1 frames asynchronously, with respect to any input signal.</i></li> <li><i>This input signal must be synchronized with the signal that is supplied to the REFTTL input pin. Failure to insure this will result in bit errors being generated within the outbound STS-3/STM-1 signal.</i></li> <li><i>The user must supply an 8kHz pulse (to this input pin) that has a width of approximately 51.4412.8ns (one 19.44MHz clock period). The user must not apply a 50% duty cycle 8kHz signal to this input pin.</i></li> <li><i>Register HRSYNC_DLY (Address Location: 0x0135) defines the timing for TxSBFP input pin.</i></li> </ol>

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
K5	TxA_PL	O	CMOS	<p><b>Transmit STS-3/STM-1 Telecom Bus Interface - Payload Data Indicator Output Signal:</b></p> <p>This output pin indicates whether or not the Transmit STS-3/STM-1 Telecom Bus Interface is currently placing a Transport Overhead byte or a non-Transport Overhead Byte (e.g., STS-1 SPE, STS-3c SPE, VC-3 or VC-4 data) via the TXA_D[7:0] output pins.</p> <p>This output pin is pulled "Low" for the duration that the Transmit STS-3/STM-1 Telecom Bus Interface is transmitting a Transport Overhead byte via the TXA_D[7:0] output pins.</p> <p>Conversely, this output pin is pulled "High" for the duration that the Transmit STS-3/STM-1 Telecom Bus Interface is transmitting something other than a Transport Overhead byte via the TXA_D[7:0] output pins.</p>
J4 G3 D1 F3 J5 H4 D2 E3	TxA_D0 TxA_D1 TxA_D2 TxA_D3 TxA_D4 TxA_D5 TxA_D6 TxA_D7	O	CMOS	<p><b>Transmit STS-3/STM-1 Telecom Bus Interface - Transmit Output Data Bus pins:</b></p> <p>These 8 output pins function as the Transmit STS-3/STM-1 Telecom Bus Interface - Output data bus. If the STS-3/STM-1 Telecom Bus Interface is enabled, then all outbound STS-3/STM-1 data is output via these pins (in a byte-wide manner), upon the rising edge of the TXA_CLK output pin.</p>
<b>STS-3/STM-1 TELECOM BUS INTERFACE - RECEIVE DIRECTION</b>				
W2	RxD_CLK	I	TTL	<p><b>Receive STS-3/STM-1 Telecom Bus Interface - Clock Input Signal:</b></p> <p>This input clock signal functions as the clock source for the Receive STS-3/STM-1 Telecom Bus Interface. All input signals are sampled upon the falling edge of this input clock signal.</p> <p>This clock signal should operate at 19.44MHz. Note:</p> <p><b>NOTE:</b> This input pin is only used if the STS-3/STM-1 Telecom Bus has been enabled. It should be connected to GND otherwise.</p>
AA3	RxD_PL	I	TTL	<p><b>Receive STS-3/STM-1 Telecom Bus Interface - Payload Data Indicator Output Signal:</b></p> <p>This input pin indicates whether or not the Receive STS-3/STM-1 Telecom Bus Interface is currently receiving Transport Overhead bytes or non-Transport Overhead bytes (e.g., STS-1 SPE, STS-3c SPE, VC-3 or VC-4 data) via the RXD_D[7:0] input pins.</p> <p>This input pin should be pulled "Low" for the duration that the Receive STS-3/STM-1 Telecom Bus Interface is receiving a Transport Overhead byte via the RXD_D[7:0] input pins.</p> <p>Conversely, this input pin should be pulled "High" for the duration that the Receive STS-3/STM-1 Telecom Bus Interface is receiving something other than a Transport Overhead byte via the RXD_D[7:0] input pins.</p> <p><b>NOTE:</b> Connect this pin to GND if the STS-3/STM-1 Telecom Bus is NOT enabled</p>

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
AD1	RxD_C1J1	I	TTL	<p><b>Receive STS-3/STM-1 Telecom Bus Interface - C1/J1 Byte Phase Indicator Input Signal:</b></p> <p>This input pin should be pulsed "High" during both of the following conditions.</p> <ul style="list-style-type: none"> <li>a. Coincident to whenever the C1/J0 byte (within the incoming STS-3/STM-1 signal) is being applied to the Receive STS-3/STM-1 Telecom Bus - Data Input pins (RXD_D[7:0]).</li> <li>b. Coincident to whenever the J1 byte(s) (within the incoming STS-3/STM-1 signal) is being applied to the Receive STS-3/STM-1 Telecom Bus - Data Input pins (RXD_D[7:0]) input.</li> </ul> <p><b>NOTE:</b> This input pin should be pulled "Low" during all other times.</p>
AB3	RxD_DP	I	TTL	<p><b>Receive STS-3/STM-1 Telecom Bus Interface - Parity Input pin:</b></p> <p>This input pin can be configured to function as one of the following.</p> <p>The EVEN or ODD parity value of the bits (within the incoming STS-3/STM-1 signal) which are currently being input via the RXD_D[7:0] input pins.</p> <p>The EVEN or ODD parity value of the bits (within the incoming STS-3/STM-1 signal) which are being input via the RXD_D[7:0] input and the states of the RXD_PL and RXD_C1J1 input pins.</p> <p>The Receive STS-3/STM-1 Telecom Bus Interface block will use this input signal to compute and verify the Parity of each byte within the incoming STS-3/STM-1 data-stream.</p> <p><b>NOTES:</b></p> <ul style="list-style-type: none"> <li>1. Any one of these configuration selections can be made by writing the appropriate value into the Telecom Bus Control register (Address Location = 0x0137).</li> <li>2. Tie this input pin to GND if the STS-3/STM-1 Telecom Bus Interface is disabled.</li> </ul>
W1	RxD_ALARM	I	TTL	<p><b>Receive STS-3/STM-1 Telecom Bus Interface - Alarm Indicator Input:</b></p> <p>This input pin should be pulsed "High" for one RxD_CLK period coincident to whenever the Receive STS-3/STM-1 Telecom Bus Interface is accepting a byte from an incoming STS-1 or STS-3c signal (via the RXD_D[7:0] input pins) that is carrying the AIS-P indicator.</p> <p>This input pin should be held at a logic "Low" at all other times.</p> <p><b>NOTES:</b></p> <ul style="list-style-type: none"> <li>1. If the RxD_ALARM input signal pulses "High" for any given STS-1 signal (within the incoming STS-3), the XRT94L31 will automatically declare the AIS-P defect condition for that STS-1 or STS-3c channel.</li> <li>2. Tie this input pin to GND, if the STS-3/STM-1 Telecom Bus Interface is disabled.</li> </ul>



**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
Y2 AD2 AC3 AA4A B4 Y1 AD3 AA5	RxD_D0 RxD_D1 RxD_D2 RxD_D3 RxD_D4 RxD_D5 RxD_D6 RxD_D7	I	TTL	<p><b>Receive STS-3/STM-1 Telecom Bus Interface - Receive Input Data Bus pins:</b></p> <p>These 8 input pins function as the Receive STS-3/STM-1 Telecom Bus Interface Receive Input data bus. All STS-3/STM-1 data is sampled and latched (into the XRT94L31, via these input pins) upon the falling edge of the RXA_CLK input pin.</p> <p><b>NOTE:</b> These input pins are only active if the Receive STS-3/STM-1 Telecom Bus Interface has been enabled. If the XRT94L31 is configured to exchange STS-3/STM-1 data via the PECL Interface (instead), tie these pins to GND.</p>
<b>SONET/SDH OVERHEAD INTERFACE - TRANSMIT DIRECTION</b>				
H6	TxTOHCik	O	CMOS	<p><b>Transmit TOH Input Port - Clock Output:</b></p> <p>This output pin, along with the TxTOHEnable, TxTOHFrame output pins and the TxTOH and TxTOHIns input pins function as the Transmit TOH Input Port. The Transmit TOH Input Port is used to insert the users own value for the TOH bytes (in the outbound STS-3/STM-1 signal).</p> <p>This output pin provides the user with a clock signal. If the TxTOHEnable output pin is "High" and if the TxTOHIns input pin is pulled "High", then the user is expected to provide a given bit (within the TOH) to the TxTOH input pin, upon the falling edge of this clock signal. The data, residing on the TxTOH input pin will be latched into the XRT94L31 upon the rising edge of this clock signal. The XRT94L31 will then insert this particular TOH bit value into the appropriate TOH bit positions within the outbound STS-3 data-stream.</p> <p><b>NOTE:</b> The Transmit TOH Input Port only supports the insertion of the TOH within the first STS-1, within the outbound STS-3 signal.</p>
G5	TxTOHEnable	O	CMOS	<p><b>Transmit TOH Input Port - TOH Enable (or READY) indicator:</b></p> <p>This output pin, along with the TxTOHCik, TxTOHFrame output pins and the TxTOH and TxTOHIns input pins function as the Transmit TOH Input Port.</p> <p>This output pin will toggle and remain "High" anytime the Transmit TOH Input Port is ready to externally accept TOH data.</p> <p>To externally insert user values of TOH into the outbound STS-3 data stream via the Transmit TOH Input Port, do the following.</p> <ul style="list-style-type: none"> <li>Continuously sample the state of TxTOHFrame and this output pin upon the rising edge of TxTOHCik.</li> <li>Whenever this output pin pulses "High", then the user's external circuitry should drive the TxTOHIns input pin "High".</li> <li>Next, output the next TOH bit, onto the TxTOH input pin, upon the rising edge of TxTOHCik</li> </ul>

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
F8	TxTOH	I	TTL	<p><b>Transmit TOH Input Port - Input pin:</b></p> <p>This input pin, along with the TxTOHIns input pin, the TxTOHEnable and TxTOHFrame and TxTOHClk output pins function as the Transmit TOH Input Port. To externally insert user values of TOH into the outbound STS-3 data stream via the Transmit TOH Input Port, do the following.</p> <ul style="list-style-type: none"> <li>Continuously sample the state of TxTOHFrame and TxTOHEnable upon the rising edge of TxTOHClk</li> <li>Whenever TxTOHEnable pulses "High", then the user's external circuitry should drive the TxTOHIns input pin "High"</li> <li>Next, output the next TOH bit, onto this input pin, upon the rising edge of TxTOHClk. The Transmit TOH Input Port will sample the data (on this input pin) upon the falling edge of TxTOHClk.</li> </ul> <p><b>NOTE:</b> Data at this input pin will be ignored (e.g., not sampled) unless the TxTOHEnable output pin is "High" and the TxTOHIns input pin is pulled "High".</p>
E8	TxTOHFrame	O	CMOS	<p><b>Transmit TOH Input Port - STS-3/STM-1 Frame Indicator:</b></p> <p>This output pin, along with TxTOHClk, TxTOHEnable output pins, and the TxTOH and TxTOHIns input pins function as the Transmit TOH Input Port. This output pin will pulse "High" (for one period of TxTOHClk), one TxTOHClk clock period prior to the first TOH bit of a given STS-3 frame, being expected via the TxTOH input pin. To externally insert user values of TOH into the outbound STS-3 data stream via the Transmit TOH Input Port, do the following.</p> <ul style="list-style-type: none"> <li>Continuously sample the state of TxTOHEnable and this output pin upon the rising edge of TxTOHClk.</li> <li>Whenever the TxTOHEnable output pin pulse "High", then the user's external circuitry should drive the TxTOHIns input pin "High".</li> <li>Next, output the next TOH bit, onto the TxTOH input pin, upon the rising edge of TxTOHClk.</li> </ul> <p><b>NOTE:</b> The external circuitry (which is being interfaced to the Transmit TOH Input Port) can use this particular output pin to denote the boundary of STS-3 frames.</p>

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
D6	TxTOHIns	I	TTL	<p><b>Transmit TOH Input Port - Insert Enable Input pin:</b></p> <p>This input pin, along with the TxTOH input pin, and the TxTOHEnable, TxTOHFrame and TxTOHClk output pins function as the Transmit TOH Input Port.</p> <p>This input pin is used to either enable or disable the Transmit TOH Input Port.</p> <p>If this input pin is "Low", then the Transmit TOH Input Port will be disabled and will not sample and insert (into the outbound STS-3 data stream) any data residing on the TxTOH input, upon the rising edge of TxTOHClk.</p> <p>If this input pin is "High", then the Transmit TOH Input Port will be enabled. In this mode, whenever the TxTOHEnable output pin is also "High", the Transmit TOH Input Port will sample and latch any data that is presented on the TxTOH input pin, upon the rising edge of TxTOHClk.</p> <p>To externally insert user values of TOH into the outbound STS-3 data stream via the Transmit TOH Input Port, do the following.</p> <ul style="list-style-type: none"> <li>• Continuously sample the state of TxTOHFrame and TxTOHEnable upon the rising edge of TxTOHClk.</li> <li>• Whenever the TxTOHEnable output pin is sampled "High" then the user's external circuitry should drive this input pin "High".</li> <li>• Next, output the next TOH bit, onto the TxTOH input pin, upon the falling edge of TxTOHClk. The Transmit TOH Input Port will sample the data (on this input pin) upon the falling edge of TxTOHClk.]</li> </ul> <p><b>NOTES:</b></p> <ol style="list-style-type: none"> <li>1. Data applied to the TxTOH input pin will be sampled according to the following insertion priority scheme:</li> <li>2. For DCC, E1, F1, E2 bytes, TxTOH input pin will be sampled if both TxTOHEnable and TxTOHIns are "High".</li> <li>3. For other TOH bytes, TxTOH input pin will be sampled if both TxTOHEnable and TxTOHIns are "High" or if both TxTOHIns and Software Insertion Enabled are "Low".</li> </ol>
B4	TxLDCCEnable	O	CMOS	<p><b>Transmit - Line DCC Input Port - Enable Output pin:</b></p> <p>This output pin, along with the TxTOHClk output pin and the TxLDCC input pin are used to insert their value for the D4, D5, D6, D7, D8, D9, D10, D11 and D12 bytes into the Transmit STS-3 TOH Processor Block. The Transmit STS-3 TOH Processor block will accept this data and will insert into the D4, D5, D6, D7, D8, D9, D10, D11 and D12 byte-fields, within the outbound STS-3 data-stream.</p> <p>The Line DCC HDLC Controller circuitry (which is connected to the TxTOHClk, the TxSDCC and this output pin, is suppose to do the following.</p> <p>It should continuously monitor the state of this output pin.</p> <p>Whenever this output pin pulses "High", then the Line DCC HDLC Controller circuitry should place the next Line DCC bit (to be inserted into the Transmit STS-3 TOH Processor block) onto the TxLDCC input pin, upon the rising edge of TxTOHClk.</p> <p>Any data that is placed on the TxLDCC input pin, will be sampled upon the falling edge of TxOHClk.</p>

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
D7	TxSDCCEnable	O	CMOS	<p><b>Transmit - Section DCC Input Port - Enable Output pin:</b></p> <p>This output pin, along with the TxTOHClk output pin and the TxSDCC input pin is used to insert their value for the D1, D2 and D3 bytes, into the Transmit STS-3 TOH Processor Block. The Transmit STS-3 TOH Processor block will accept this data and will insert into the D1, D2 and D3 byte-fields, within the outbound STS-3 data-stream.</p> <p>The Section DCC HDLC Controller circuitry (which is connected to the TxTOHClk, the TxSDCC and this output pin, is suppose to do the following.</p> <p>It should continuously monitor the state of this output pin.</p> <p>Whenever this output pin pulses "High", then the Section DCC HDLC Controller circuitry should place the next Section DCC bit (to be inserted into the Transmit STS-3 TOH Processor block) onto the TxSDCC input pin, upon the rising edge of TxTOHClk.</p> <p>Any data that is placed on the TxSDCC input pin, will be sampled upon the falling edge of TxOHClk.</p>
C5	TxSDCC	I	TTL	<p><b>Transmit - Section DCC Input Port - Input pin:</b></p> <p>This input pin, along with the TxSDCCEnable and the TxTOHClk output pins is used to insert their value for the D1, D2 and D3 bytes, into the Transmit STS-3 TOH Processor Block. The Transmit STS-3 TOH Processor block will accept this data and insert it into the D1, D2 and D3 byte fields, within the outbound STS-3 data-stream.</p> <p>The Section DCC HDLC Circuitry that is interfaced to this input pin, the TxSDCCEnable and the TxTOHClk pins is suppose to do the following.</p> <p>It should continuously monitor the state of the TxSDCCEnable input pin.</p> <p>Whenever the TxSDCCEnable input pin pulses "High", then the Section DCC HDLC Controller circuitry should place the next Section DCC bit (to be inserted into the Transmit STS-3 TOH Processor block) onto this input pin upon the rising edge of TxTOHClk.</p> <p>Any data that is placed on the TxSDCC input pin, will be sampled upon the falling edge of TxTOHClk.<b>Note:</b></p> <p><b>NOTE:</b> This pin should be connected to GND if it is not used.</p>
D8	TxLDCC	I	TTL	<p><b>Transmit - Line DCC Input Port:</b></p> <p>This input pin, along with the TxLDCCEnable and the TxTOHClk pins is used to insert their value for the D4, D5, D6, D7, D8, D9, D10, D11 and D12 bytes, into the Transmit STS-3 TOH Processor Block. The Transmit STS-3 TOH Processor block will accept this data and insert it into the D4, D5, D6, D7, D8, D9, D10, D11 and D12 byte-fields, within the outbound STS-3 data-stream.</p> <p>Whatever Line DCC HDLC Controller Circuitry is interface to the this input pin, the TxLDCCEnable and the TxTOHClk is suppose to do the following.</p> <p>It should continuously monitor the state of the TxLDCCEnable input pin.</p> <p>Whenever the TxLDCCEnable input pin pulses "High", then the Section DCC Interface circuitry should place the next Line DCC bit (to be inserted into the Transmit STS-3 TOH Processor block) onto the TxLDCC input pin, upon the rising edge of TxTOHClk.</p> <p>Any data that is placed on the TxLDCC input pin, will be sampled upon the falling edge of TxTOHClk.<b>Note:</b></p> <p><b>NOTE:</b> This pin should be connected to GND if it is not used.</p>

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
E9	TxE1F1E2Enable	O	CMOS	<p><b>Transmit E1-F1-E2 Byte Input Port - Enable (or Ready) Indicator Output pin:</b></p> <p>This output pin, along with the TxTOHClk output pin and the TxE1F1E2 input pin is used to insert their value for the E1, F1 and E2 bytes, into the Transmit STS-3 TOH Processor Block. The Transmit STS-3 TOH Processor block will accept this data and will insert into the E1, F1 and E2 byte-fields, within the outbound STS-3 data-stream.</p> <p>Whatever external circuitry (which is connected to the TxTOHClk, the TxE1F1E2 and this output pin), is suppose to do the following.</p> <p>It should continuously monitor the state of this output pin.</p> <p>Whenever this output pin pulses "High", then the external circuitry should place the next orderwire bit (to be inserted into the Transmit STS-3 TOH Processor block) onto the TxE1F1E2 input pin, upon the rising edge of TxTOHClk.</p> <p>Any data that is placed on the TxE1F1E2 input pin, will be sampled upon the falling edge of TxOHClk.</p>
C6	TxE1F1E2Frame	O	CMOS	<p><b>Transmit E1-F1-E2 Byte Input Port - Framing Output Pin.</b></p> <p>This output pin pulses "High" for one period of TxTOHClk, one TxTOHClk bit-period prior to the Transmit E1-F1-E2 Byte Input Port expecting the very first byte of the E1 byte, within a given outbound STS-3 frame.</p>
A4	TxE1F1E2	I	TTL	<p><b>Transmit E1-F1-E2 Byte Input Port - Input Pin:</b></p> <p>This input pin, along with the TxE1F1E2Enable and the TxTOHClk output pins are used to insert their value for the E1, F1 and E2 bytes, into the Transmit STS-3 TOH Processor Block. The Transmit STS-3 TOH Processor block will accept this data and insert it into the E1, F1 and E2 byte fields, within the outbound STS-3 data-stream.</p> <p>Whatever external circuitry that is interfaced to this input pin, the TxE1F1E2Enable and the TxTOHClk pins is suppose to do the following.</p> <p>It should continuously monitor the state of the TxE1F1E2Enable input pin.</p> <p>Whenever the TxE1F1E2Enable input pin pulses "High", then the external circuitry should place the next orderwire bit (to be inserted into the Transmit STS-3 TOH Processor block) onto this input pin upon the rising edge of TxTOHClk.</p> <p>Any data that is placed on the TxE1F1E2 input pin, will be sampled upon the falling edge of TxTOHClk.</p> <p><b>NOTE:</b> This pin should be connected to GND if it is not used.</p>

**PIN DESCRIPTION OF THE XRT94L31 (REV. B)**

PIN #	SIGNAL NAME	I/O	TYPE	DESCRIPTION
C7	TXPOH	I	TTL	<p><b>Transmit Path Overhead Input Port - Input pin.</b></p> <p>This pin is used for the Transmit AU-4/VC-4 Mapper POH Processor Block when TUG-3 mapping is used. This input pin is used to insert the POH data into the Transmit AU-4/VC-4 Mapper POH Processor blocks for insertion and transmission via the outbound STS-3 signal. In this mode, the external circuitry (which is being interfaced to the Transmit Path Overhead Input Port) is supposed to monitor the following output pins;</p> <ul style="list-style-type: none"> <li>• TxPOHFrame_n</li> <li>• TxPOHEnable_n</li> <li>• TxPOHClk_n</li> </ul> <p>The TxPOHFrame_n output pin will toggle "High" upon the rising edge of TxPOHClk_n approximately one TxPOHClk_n period prior to the TxPOH port being ready to accept and process the first bit within J1 byte (e.g., the first POH byte). The TxPOHFrame_n output pin will remain "High" for eight consecutive TxPOHClk_n periods. The external circuitry should use this pin to note STS-1 SPE frame boundaries.</p> <p>The TxPOHEnable_n output pin will toggle "High" upon the rising edge of TxPOHClk_n approximately one TxPOHClk_n period prior to the TxPOH port being ready to accept and process the first bit within a given POH byte. To externally insert a given POH byte:</p> <ol style="list-style-type: none"> <li>assert the TxPOHIns_n input pin by toggling it "High", and</li> <li>place the value of the first bit (within this particular POH byte) on this input pin upon the very next rising edge of TxPOHClk_n.</li> </ol> <p>This data bit will be sampled upon the very next falling edge of TxPOHClk_n. The external circuitry should continue to keep the TxPOHIns_n input pin "High" and advancing the next bits (within the POH bytes) upon each rising edge of TxPOHClk_n.</p>
D9	TXPOHCLK	O	TTL	<p><b>Transmit Path Overhead Input Port - Clock Output pin:</b></p> <p>This pin is used for the Transmit AU-4/VC-4 Mapper POH Processor Block when TUG-3 mapping is used.</p> <p>This output pin, along with TxPOH, TxPOHEnable, TxPOHIns and TxPOHFrame function as the Transmit Path Overhead (TxPOH) Input Port.</p> <p>The TxPOHFrame and TxPOHEnable output pins are updated upon the falling edge of this clock output signal. The TxPOHIns input pins and the data residing on the TxPOH input pins are sampled upon the next falling edge of this clock signal.</p>
B5	TXPOHFRAME	O	TTL	<p><b>Transmit Path Overhead Input Port - Frame Output pin:</b></p> <p>This pin is used for the Transmit AU-4/VC-4 Mapper POH Processor Block when TUG-3 mapping is used.</p> <p>This output pin, along with the TxPOH, TxPOHEnable, TxPOHIns and TxPOHClk function as the Transmit Path Overhead Input Port. If the user is only inserting POH data via these input pins:</p> <p><b>NOTE:</b> <i>In this mode, the TxPOH port will pulse these output pins "High" whenever it is ready to accept and process the J1 byte (e.g., the very first POH byte) via this port.</i></p>