imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



XS1-L8A-128-QF124 Datasheet

Document Number: X5358,



Table of Contents

1	xCORE Multicore Microcontrollers
2	XS1-L8A-128-QF124 Features
3	Pin Configuration
4	Signal Description
5	Product Overview
6	PLL
7	Boot Procedure
8	Memory
9	JTAG
10	Board Integration
11	DC and Switching Characteristics
12	Package Information
13	Ordering Information
App	endices
Α	Configuration of the XS1
В	Processor Status Configuration
С	Tile Configuration
D	Node Configuration
E	XMOS USB Interface
F	Device Errata
G	JTAG, xSCOPE and Debugging
Н	Schematics Design Check List
1	PCB Layout Design Check List
J	Associated Design Documentation
K	Related Documentation
L	Revision History

TO OUR VALUED CUSTOMERS

It is our intention to provide you with accurate and comprehensive documentation for the hardware and software components used in this product. To subscribe to receive updates, visit http://www.xmos.com/.

XMOS Ltd. is the owner or licensee of the information in this document and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd. makes no representation that the information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries, and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.

1 xCORE Multicore Microcontrollers

The XS1-L Series is a comprehensive range of 32-bit multicore microcontrollers that brings the low latency and timing determinism of the xCORE architecture to mainstream embedded applications. Unlike conventional microcontrollers, xCORE multicore microcontrollers execute multiple real-time tasks simultaneously and communicate between tasks using a high speed network. Because xCORE multicore microcontrollers are completely deterministic, you can write software to implement functions that traditionally require dedicated hardware.




Figure 1: XS1-L Series: 4-16 core devices

Key features of the XS1-L8A-128-QF124 include:

- Tiles: Devices consist of one or more xCORE tiles. Each tile contains between four and eight 32-bit xCOREs with highly integrated I/O and on-chip memory.
- Logical cores Each logical core can execute tasks such as computational code, DSP code, control software (including logic decisions and executing a state machine) or software that handles I/O. Section 5.1
- xTIME scheduler The xTIME scheduler performs functions similar to an RTOS, in hardware. It services and synchronizes events in a core, so there is no requirement for interrupt handler routines. The xTIME scheduler triggers cores on events generated by hardware resources such as the I/O pins, communication channels and timers. Once triggered, a core runs independently and concurrently to other cores, until it pauses to wait for more events. Section 5.2

- Channels and channel ends Tasks running on logical cores communicate using channels formed between two channel ends. Data can be passed synchronously or asynchronously between the channel ends assigned to the communicating tasks. Section 5.5
- xCONNECT Switch and Links Between tiles, channel communications are implemented over a high performance network of xCONNECT Links and routed through a hardware xCONNECT Switch. Section 5.6
- Ports The I/O pins are connected to the processing cores by Hardware Response ports. The port logic can drive its pins high and low, or it can sample the value on its pins optionally waiting for a particular condition. Section 5.3
- Clock blocks xCORE devices include a set of programmable clock blocks that can be used to govern the rate at which ports execute. Section 5.4
- Memory Each xCORE Tile integrates a bank of SRAM for instructions and data, and a block of one-time programmable (OTP) memory that can be configured for system wide security features. Section 8
- PLL The PLL is used to create a high-speed processor clock given a low speed external oscillator. Section 6
- JTAG The JTAG module can be used for loading programs, boundary scan testing, in-circuit source-level debugging and programming the OTP memory. Section 9

1.1 Software

Devices are programmed using C, C++ or xC (C with multicore extensions). XMOS provides tested and proven software libraries, which allow you to quickly add interface and processor functionality such as USB, Ethernet, PWM, graphics driver, and audio EQ to your applications.

1.2 xTIMEcomposer Studio

The xTIMEcomposer Studio development environment provides all the tools you need to write and debug your programs, profile your application, and write images into flash memory or OTP memory on the device. Because xCORE devices operate deterministically, they can be simulated like hardware within xTIMEcomposer: uniquely in the embedded world, xTIMEcomposer Studio therefore includes a static timing analyzer, cycle-accurate simulator, and high-speed in-circuit instrumentation.

xTIMEcomposer can be driven from either a graphical development environment, or the command line. The tools are supported on Windows, Linux and MacOS X and available at no cost from xmos.com/downloads. Information on using the tools is provided in the xTIMEcomposer User Guide, X3766.

 $\cdot X \wedge ()$

2 XS1-L8A-128-QF124 Features

► Multicore Microcontroller with Advanced Multi-Core RISC Architecture

- Eight real-time logical cores on 2 xCORE tiles
- Cores share up to 500 MIPS
- Each logical core has:
 - Guaranteed throughput of 1/4 of tile MIPS
 - 16x32bit dedicated registers
- 159 high-density 16/32-bit instructions
 - All have single clock-cycle execution (except for divide)
 - 32x32 \rightarrow 64-bit MAC instructions for DSP, arithmetic and user-definable cryptographic functions

► Programmable I/O

- 28 general-purpose I/O pins, configurable as input or output
 - Up to 32 x 1 bit port, 12 x 4bit port, 7 x 8bit port, 3 x 16bit port
 4 xCONNECT links
- Port sampling rates of up to 60 MHz with respect to an external clock
- 64 channel ends for communication with other cores, on or off-chip

Memory

- 128KB internal single-cycle SRAM (max 64KB per tile) for code and data storage
- 8KB internal OTP (max 8KB per tile) for application boot code

Hardware resources

- 12 clock blocks (6 per tile)
- 20 timers (10 per tile)
- 8 locks (4 per tile)

► JTAG Module for On-Chip Debug

Security Features

• Programming lock disables debug and prevents read-back of memory contents

-XMOS

• AES bootloader ensures secrecy of IP held on external flash memory

► Ambient Temperature Range


- Commercial qualification: 0°C to 70°C
- Industrial qualification: -40 °C to 85 °C

Speed Grade

- 10: 1000 MIPS
- 8: 800 MIPS
- Power Consumption
 - Active Mode
 - 400 mA at 500 MHz (typical)
 - 320 mA at 400 MHz (typical)
 - Standby Mode
 - 28 mA
- 124-pin QF124 package 0.5 mm pitch



3 Pin Configuration



-XMOS[®]-

4 Signal Description

This section lists the signals and I/O pins available on the XS1-L8A-128-QF124. The device provides a combination of 1 bit, 4 bit, 8 bit and 16 bit ports, as well as wider ports that are fully or partially (gray) bonded out. All pins of a port provide either output or input, but signals in different directions cannot be mapped onto the same port.

Pins may have one or more of the following properties:

PD/PU: The IO pin a weak pull-down or pull-up resistor. On GPIO pins this resistor can be enabled.

	Power pins (6)					
Signal	Function	Туре	Properties			
GND	Digital ground	GND				
OTP_VCC	OTP power supply	PWR				
PLL_AGND	Analog ground for PLL	GND				
PLL_AVDD	Analog PLL power	PWR				
VDD	Digital tile power	PWR				
VDDIO	Digital I/O power	PWR				

ST: The IO pin has a Schmitt Trigger on its input.

Clocks pins (2)					
Signal	Function	Туре	Properties		
CLK	PLL reference clock	Input	PD, ST		
MODE[4:0]	Boot mode select	Input	PU, ST		

	JTAG pins (7)					
Signal	Function	Туре	Properties			
DEBUG_N	Multi-chip debug	I/O	PU			
RST_N	Global reset input	Input	PU, ST			
тск	Test clock	Input	PU, ST			
TDI	Test data input	Input	PU, ST			
TDO	Test data output	Output	PD, OT			
TMS	Test mode select	Input	PU, ST			
TRST_N	Test reset input	Input	PU, ST			

I/O pins (84)					
Signal	Function	Туре	Properties		
X0D00	1A ⁰	I/O	PD _S , R _S		



Signal	Function	Туре	Properties
X0D01	XLA ⁴ _{out} 1B ⁰	1/0	PD _S , R _S
X0D02	$XLA_{out}^3 \qquad 4A^0 8A^0 16A^0 32A^{20}$	I/0	PD _S , R _U
X0D03	XLA ² _{out} 4A ¹ 8A ¹ 16A ¹ 32A ²¹	I/0	PD _S , R _U
X0D04	XLA_{out}^{1} 4B ⁰ 8A ² 16A ² 32A ²²	I/0	PDs, Ru
X0D05	XLA ⁰ _{out} 4B ¹ 8A ³ 16A ³ 32A ²³	I/0	PDs, Ru
X0D06	XLA_{in}^{0} $4B^{2}$ $8A^{4}$ $16A^{4}$ $32A^{24}$	I/0	PD _S , R _U
X0D07	XLA ¹ _{in} 4B ³ 8A ⁵ 16A ⁵ 32A ²⁵	I/0	PD _S , R _U
X0D08	XLA_{in}^2 $4A^2 8A^6 16A^6 32A^{26}$	I/0	PD _S , R _U
X0D09	XLA ³ _{in} 4A ³ 8A ⁷ 16A ⁷ 32A ²⁷	I/0	PD _S , R _U
X0D10	XLA ⁴ _{in} 1C ⁰	I/0	PDs, Rs
X0D11	1D ⁰	I/0	PDs, Rs
X0D12	1 E ⁰	I/0	PD _S , R _U
X0D13	XLB ⁴ _{out} 1F ⁰	I/0	PD _S , R _U
X0D14	XLB ³ _{out} 4C ⁰ 8B ⁰ 16A ⁸ 32A ²⁸	I/0	PD _S , R _U
X0D15	XLB ² _{out} 4C ¹ 8B ¹ 16A ⁹ 32A ²⁹	I/0	PD _S , R _U
X0D16	XLB ¹ _{out} 4D ⁰ 8B ² 16A ¹⁰	I/0	PDs, Ru
X0D17	XLB_{out}^{0} 4D ¹ 8B ³ 16A ¹¹	I/0	PD _S , R _U
X0D18	XLB_{in}^{0} $4D^{2}$ $8B^{4}$ $16A^{12}$	I/0	PD _S , R _U
X0D19	XLB ¹ _{in} 4D ³ 8B ⁵ 16A ¹³	I/0	PD _S , R _U
X0D20	XLB_{in}^2 4C ² 8B ⁶ 16A ¹⁴ 32A ³⁰	I/0	PD _S , R _U
X0D21	XLB ³ _{in} 4C ³ 8B ⁷ 16A ¹⁵ 32A ³¹	I/0	PD _S , R _U
X0D22	XLB ⁴ _{in} 1G ⁰	I/0	PDs, Ru
X0D23	1H ⁰	I/0	PD _S , R _U
X0D24	11 ⁰	I/0	PDs
X0D25	1J ⁰	I/0	PDs
X0D26	4E ⁰ 8C ⁰ 16B ⁰	I/0	PD _S , R _U
X0D27	4E ¹ 8C ¹ 16B ¹	I/0	PD _S , R _U
X0D28	4F ⁰ 8C ² 16B ²	I/0	PDs, Ru
X0D29	4F ¹ 8C ³ 16B ³	I/0	PD _S , R _U
X0D30	4F ² 8C ⁴ 16B ⁴	I/0	PD _S , R _U
X0D31	4F ³ 8C ⁵ 16B ⁵	I/0	PD _S , R _U
X0D32	4E ² 8C ⁶ 16B ⁶	I/0	PD _S , R _U
X0D33	4E ³ 8C ⁷ 16B ⁷	I/0	PD _S , R _U
X0D34	1K ⁰	I/O	PDs
X0D35	1L ⁰	I/O	PDs
X0D36	1M ⁰ 8D ⁰ 16B ⁸	I/O	PDs
X0D37	1N ⁰ 8D ¹ 16B ⁹	I/0	PD _S , R _U
X0D38	10 ⁰ 8D ² 16B ¹⁰	I/O	PD _S , R _U
X0D39	1P ⁰ 8D ³ 16B ¹¹	I/O	PD _S , R _U
X0D40	8D ⁴ 16B ¹²	I/O	PDs, Ru
X0D41	8D ⁵ 16B ¹³	I/O	PD _S , R _U
X0D42	8D ⁶ 16B ¹⁴	I/0	PD _S , R _U
X0D43	8D ⁷ 16B ¹⁵	I/0	PU _S , R _U
			(continued)

-XMOS[®]-

X5358,

Signal	Function	Туре	Properties
X1D00	1A ⁰	I/0	PD _S , R _S
X1D01	XLA ⁴ _{out} 1B ⁰	I/0	PD _S , R _S
X1D02	XLA ³ _{out} 4A ⁰ 8A ⁰ 16A ⁰ 32A ²⁰	I/O	PD _S , R _U
X1D03	XLA ² _{out} 4A ¹ 8A ¹ 16A ¹ 32A ²¹	I/O	PDs, Ru
X1D04	XLA ¹ _{out} 4B ⁰ 8A ² 16A ² 32A ²²	I/O	PDs, Ru
X1D05	XLA ⁰ _{out} 4B ¹ 8A ³ 16A ³ 32A ²³	I/O	PD _S , R _U
X1D06	XLA ⁰ _{in} 4B ² 8A ⁴ 16A ⁴ 32A ²⁴	I/O	PD _S , R _U
X1D07	XLA ¹ _{in} 4B ³ 8A ⁵ 16A ⁵ 32A ²⁵	I/O	PD _S , R _U
X1D08	XLA ² _{in} 4A ² 8A ⁶ 16A ⁶ 32A ²⁶	I/O	PD _S , R _U
X1D09	XLA ³ _{in} 4A ³ 8A ⁷ 16A ⁷ 32A ²⁷	I/O	PDs, Ru
X1D10	XLA ⁴ _{in} 1C ⁰	I/O	PDs, Rs
X1D11	1D ⁰	I/O	PD _S , R _S
X1D12	1 E ⁰	I/O	PD _S , R _U
X1D13	XLB ⁴ _{out} 1F ⁰	I/O	PD _S , R _U
X1D14	XLB ³ _{out} 4C ⁰ 8B ⁰ 16A ⁸ 32A ²⁸	I/O	PD _S , R _U
X1D15	XLB ² _{out} 4C ¹ 8B ¹ 16A ⁹ 32A ²⁹	I/O	PDs, Ru
X1D16	XLB_{out}^{1} $4D^{0}$ $8B^{2}$ $16A^{10}$	I/O	PD _S , R _U
X1D17	XLB_{out}^{0} 4D ¹ 8B ³ 16A ¹¹	I/O	PD _S , R _U
X1D18	XLB_{in}^{0} $4D^{2}$ $8B^{4}$ $16A^{12}$	I/O	PD _S , R _U
X1D19	XLB_{in}^{1} $4D^{3}$ $8B^{5}$ $16A^{13}$	I/O	PD _S , R _U
X1D20	XLB_{in}^2 $4C^2$ $8B^6$ $16A^{14}$ $32A^{30}$	I/O	PD _S , R _U
X1D21	XLB_{in}^3 4C ³ 8B ⁷ 16A ¹⁵ 32A ³¹	I/O	PDs, Ru
X1D22	XLB ⁴ _{in} 1G ⁰	I/O	PD _S , R _U
X1D23	1H ⁰	I/O	PD _S , R _U
X1D24	110	I/O	PDs
X1D25	1J ⁰	I/O	PDs
X1D26	4E ⁰ 8C ⁰ 16B ⁰	I/O	PD _S , R _U
X1D27	4E ¹ 8C ¹ 16B ¹	I/O	PDs, Ru
X1D28	$4F^0 8C^2 16B^2$	I/O	PD _S , R _U
X1D29	4F ¹ 8C ³ 16B ³	I/O	PD _S , R _U
X1D30	4F ² 8C ⁴ 16B ⁴	I/O	PD _S , R _U
X1D31	4F ³ 8C ⁵ 16B ⁵	I/O	PD _S , R _U
X1D32	4E ² 8C ⁶ 16B ⁶	I/O	PD _S , R _U
X1D33	4E ³ 8C ⁷ 16B ⁷	I/O	PDs, Ru
X1D34	1K ⁰	I/O	PDs
X1D35	1L ⁰	I/O	PDs
X1D36	1M ⁰ 8D ⁰ 16B ⁸	I/O	PDs
X1D37	1N ⁰ 8D ¹ 16B ⁹	I/O	PD _S , R _U
X1D38	10 ⁰ 8D ² 16B ¹⁰	I/O	PDs, Ru
X1D39	1P ⁰ 8D ³ 16B ¹¹	I/O	PDs, Ru

-XMOS[®]-

	pins (5)					
Signal	Function	Туре	Properties			
PCU_CLK	Clock input					
PCU_GATE	Power control gate control					
PCU_VDD	PCU tile power					
PCU_VDDIO	PCU I/O supply					
PCU_WAKE	Wakeup reset					



5 Product Overview

The XS1-L8A-128-QF124 is a powerful device that consists of two xCORE Tiles, each comprising a flexible logical processing cores with tightly integrated I/O and on-chip memory.

5.1 Logical cores

Each tile has up to 4 active logical cores, which issue instructions down a shared four-stage pipeline. Instructions from the active cores are issued round-robin. Each core is allocated a quarter of the processing cycles. Figure 2 shows the guaranteed core performance.

Figure 2: Logical core performance

Speed Ire 2: grade		MIPS	Frequency	MIPS per logical core
core	8	800 MIPS	400 MHz	100
nance	10	1000 MIPS	500 MHz	125

There is no way that the performance of a logical core can be reduced below these predicted levels.

The logical cores are triggered by events instead of interrupts and run to completion. A logical core can be paused to wait for an event.

5.2 xTIME scheduler


The xTIME scheduler handles the events generated by xCORE Tile resources, such as channel ends, timers and I/O pins. It ensures that all events are serviced and synchronized, without the need for an RTOS. Events that occur at the I/O pins are handled by the Hardware-Response ports and fed directly to the appropriate xCORE Tile. An xCORE Tile can also choose to wait for a specified time to elapse, or for data to become available on a channel.

Tasks do not need to be prioritised as each of them runs on their own logical xCORE. It is possible to share a set of low priority tasks on a single core using cooperative multitasking.

5.3 Hardware Response Ports

Hardware Response ports connect an xCORE tile to one or more physical pins and as such define the interface between hardware attached to the XS1-L8A-128-QF124, and the software running on it. A combination of 1 bit, 4 bit, 8 bit, 16 bit and 32 bit ports are available. All pins of a port provide either output or input. Signals in different directions cannot be mapped onto the same port.

The port logic can drive its pins high or low, or it can sample the value on its pins, optionally waiting for a particular condition. Ports are accessed using dedicated instructions that are executed in a single processor cycle.



Data is transferred between the pins and core using a FIFO that comprises a SERDES and transfer register, providing options for serialization and buffered data.

Each port has a 16-bit counter that can be used to control the time at which data is transferred between the port value and transfer register. The counter values can be obtained at any time to find out when data was obtained, or used to delay I/O until some time in the future. The port counter value is automatically saved as a timestamp, that can be used to provide precise control of response times.


The ports and xCONNECT links are multiplexed onto the physical pins. If an xConnect Link is enabled, the pins of the underlying ports are disabled. If a port is enabled, it overrules ports with higher widths that share the same pins. The pins on the wider port that are not shared remain available for use when the narrower port is enabled. Ports always operate at their specified width, even if they share pins with another port.

5.4 Clock blocks

xCORE devices include a set of programmable clocks called clock blocks that can be used to govern the rate at which ports execute. Each xCORE tile has six clock blocks: the first clock block provides the tile reference clock and runs at a default frequency of 100MHz; the remaining clock blocks can be set to run at different frequencies.

A clock block can use a 1-bit port as its clock source allowing external application clocks to be used to drive the input and output interfaces.

In many cases I/O signals are accompanied by strobing signals. The xCORE ports can input and interpret strobe (known as readyln and readyOut) signals generated by external sources, and ports can generate strobe signals to accompany output data.



On reset, each port is connected to clock block 0, which runs from the xCORE Tile reference clock.

5.5 Channels and Channel Ends

Logical cores communicate using point-to-point connections, formed between two channel ends. A channel-end is a resource on an xCORE tile, that is allocated by the program. Each channel-end has a unique system-wide identifier that comprises a unique number and their tile identifier. Data is transmitted to a channel-end by an output-instruction; and the other side executes an input-instruction. Data can be passed synchronously or asynchronously between the channel ends.

5.6 xCONNECT Switch and Links

XMOS devices provide a scalable architecture, where multiple xCORE devices can be connected together to form one system. Each xCORE device has an xCONNECT interconnect that provides a communication infrastructure for all tasks that run on the various xCORE tiles on the system.

The interconnect relies on a collection of switches and XMOS links. Each xCORE device has an on-chip switch that can set up circuits or route data. The switches are connected by xConnect Links. An XMOS link provides a physical connection between two switches. The switch has a routing algorithm that supports many different topologies, including lines, meshes, trees, and hypercubes.

The links operate in either 2 wires per direction or 5 wires per direction mode, depending on the amount of bandwidth required. Circuit switched, streaming and packet switched data can both be supported efficiently. Streams provide the fastest possible data rates between xCORE Tiles (up to 250 MBit/s), but each stream requires a single link to be reserved between switches on two tiles. All packet communications can be multiplexed onto a single link.

Information on the supported routing topologies that can be used to connect multiple devices together can be found in the XS1-L Link Performance and Design Guide, X2999.

-XM()S




Figure 5: Switch, links and channel ends

6 PLL

The PLL creates a high-speed clock that is used for the switch, tile, and reference clock.

The PLL multiplication value is selected through the two MODE pins, and can be changed by software to speed up the tile or use less power. The MODE pins are set as shown in Figure 6:

	Oscillator	MODE		Tile	PLL Ratio	PLL	setting	gs
	Frequency	1	0	Frequency		OD	F	R
Figure 6:	5-13 MHz	0	0	130-399.75 MHz	30.75	1	122	0
PLL multiplier	13-20 MHz	1	1	260-400.00 MHz	20	2	119	0
values and	20-48 MHz	1	0	167-400.00 MHz	8.33	2	49	0
MODE pins	48-100 MHz	0	1	196-400.00 MHz	4	2	23	0

Figure 6 also lists the values of OD, F and R, which are the registers that define the ratio of the tile frequency to the oscillator frequency:

$$F_{core} = F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \times \frac{1}{OD+1}$$

OD, *F* and *R* must be chosen so that $0 \le R \le 63$, $0 \le F \le 4095$, $0 \le OD \le 7$, and $260MHz \le F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \le 1.3GHz$. The *OD*, *F*, and *R* values can be modified by writing to the digital node PLL configuration register.

The MODE pins must be held at a static value during and after deassertion of the system reset.


-XMOS

If a different tile frequency is required (eg, 500 MHz), then the PLL must be reprogrammed after boot to provide the required tile frequency. The XMOS tools perform this operation by default. Further details on configuring the clock can be found in the XS1-L Clock Frequency Control document, X1433.

7 Boot Procedure

The device is kept in reset by driving RST_N low. When in reset, all GPIO pins are high impedance. When the device is taken out of reset by releasing RST_N the processor starts its internal reset process. After 15-150 μ s (depending on the input clock), all GPIO pins have their internal pull-resistor enabled, and the processor boots at a clock speed that depends on MODE0 and MODE1.

The xCORE Tile boot procedure is illustrated in Figure 7. In normal usage, MODE[4:2] controls the boot source according to the table in Figure 8. If bit 5 of the security register (*see* §8.1) is set, the device boots from OTP.



The boot image has the following format:

A 32-bit program size *s* in words.

- Program consisting of $s \times 4$ bytes.
- A 32-bit CRC, or the value 0x0D15AB1E to indicate that no CRC check should be performed.

The program size and CRC are stored least significant byte first. The program is loaded into the lowest memory address of RAM, and the program is started from that address. The CRC is calculated over the byte stream represented by the program size and the program itself. The polynomial used is 0xEDB88320 (IEEE 802.3); the CRC register is initialized with 0xFFFFFFFF and the residue is inverted to produce the CRC.

7.1 Boot from SPI master

If set to boot from SPI master, the processor enables the four pins specified in Figure 9, and drives the SPI clock at 2.5 MHz (assuming a 400 MHz core clock). A READ command is issued with a 24-bit address 0x000000. The clock polarity and phase are 0 / 0.

Fi	gure 9:
SPI	master
	pins

Pin	Signal	Description
X0D00	MISO	Master In Slave Out (Data)
X0D01	SS	Slave Select
X0D10	SCLK	Clock
X0D11	MOSI	Master Out Slave In (Data)

The xCORE Tile expects each byte to be transferred with the *least-significant bit first*. Programmers who write bytes into an SPI interface using the most significant bit first may have to reverse the bits in each byte of the image stored in the SPI device.

If a large boot image is to be read in, it is faster to first load a small boot-loader that reads the large image using a faster SPI clock, for example 50 MHz or as fast as the flash device supports.

The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. If required, an SPI boot program can be burned into OTP that uses different pins.

7.2 Boot from xConnect Link

If set to boot from an xConnect Link, the processor enables Link B around 200 ns after the boot process starts. Enabling the Link switches off the pull-down on resistors X0D16..X0D19, drives X0D16 and X0D17 low (the initial state for the Link), and monitors pins X0D18 and X0D19 for boot-traffic. X0D18 and X0D19 must be low at this stage. If the internal pull-down is too weak to drain any residual charge, external pull-downs of 10K may be required on those pins.

The boot-rom on the core will then:

1. Allocate channel-end 0.

- 2. Input a word on channel-end 0. It will use this word as a channel to acknowledge the boot. Provide the null-channel-end 0x0000FF02 if no acknowledgment is required.
- 3. Input the boot image specified above, including the CRC.
- 4. Input an END control token.
- 5. Output an END control token to the channel-end received in step 2.
- 6. Free channel-end 0.
- 7. Jump to the loaded code.

7.3 Boot from OTP

If an xCORE tile is set to use secure boot (see Figure 7), the boot image is read from address 0 of the OTP memory in the tile's security module.

This feature can be used to implement a secure bootloader which loads an encrypted image from external flash, decrypts and CRC checks it with the processor, and discontinues the boot process if the decryption or CRC check fails. XMOS provides a default secure bootloader that can be written to the OTP along with secret decryption keys.

Each tile has its own individual OTP memory, and hence some tiles can be booted from OTP while others are booted from SPI or the channel interface. This enables systems to be partially programmed, dedicating one or more tiles to perform a particular function, leaving the other tiles user-programmable.

7.4 Security register

The security register enables security features on the xCORE tile. The features shown in Figure 10 provide a strong level of protection and are sufficient for providing strong IP security.

8 Memory

8.1 OTP

Each xCORE Tile integrates 8 KB one-time programmable (OTP) memory along with a security register that configures system wide security features. The OTP holds data in four sectors each containing 512 rows of 32 bits which can be used to implement secure bootloaders and store encryption keys. Data for the security register is loaded from the OTP on power up. All additional data in OTP is copied from the OTP to SRAM and executed first on the processor.

The OTP memory is programmed using three special I/O ports: the OTP address port is a 16-bit port with resource ID 0x100200, the OTP data is written via a 32-bit

-XM()S

Feature	Bit	Description							
Disable JTAG	0	The JTAG interface is disabled, making it impossibl for the tile state or memory content to be accessed via the JTAG interface.							
Disable Link access	1	Other tiles are forbidden access to the processor state via the system switch. Disabling both JTAG and Link access transforms an xCORE Tile into a "secure island" with other tiles free for non-secure user application code.							
Secure Boot	5	The xCORE Tile is forced to boot from address 0 of the OTP, allowing the xCORE Tile boot ROM to be bypassed (see §7).							
Redundant rows	7	Enables redundant rows in OTP.							
Sector Lock 0	8	Disable programming of OTP sector 0.							
Sector Lock 1	9	Disable programming of OTP sector 1.							
Sector Lock 2	10	Disable programming of OTP sector 2.							
Sector Lock 3	11	Disable programming of OTP sector 3.							
OTP Master Lock	12	Disable OTP programming completely: disables up dates to all sectors and security register.							
Disable JTAG-OTP	13	Disable all (read & write) access from the JTAG inter face to this OTP.							
Disable Global Debug	14	Disables access to the DEBUG_N pin.							
	2115	General purpose software accessable security registe available to end-users.							
	3122	General purpose user programmable JTAG UserIE code extension.							

Figure 10: Security register features

port with resource ID 0x200100, and the OTP control is on a 16-bit port with ID 0x100300. Programming is performed through libotp and xburn.


8.2 SRAM

Each xCORE Tile integrates a single 64KBSRAM bank for both instructions and data. All internal memory is 32 bits wide, and instructions are either 16-bit or 32-bit. Byte (8-bit), half-word (16-bit) or word (32-bit) accesses are supported and are executed within one tile clock cycle. There is no dedicated external memory interface, although data memory can be expanded through appropriate use of the ports.

9 JTAG

The JTAG module can be used for loading programs, boundary scan testing, incircuit source-level debugging and programming the OTP memory.

·XMOS-



The JTAG chain structure is illustrated in Figure 11. Directly after reset, two TAP controllers are present in the JTAG chain for each xCORE Tile: the boundary scan TAP and the chip TAP. The boundary scan TAP is a standard 1149.1 compliant TAP that can be used for boundary scan of the I/O pins. The chip TAP provides access into the xCORE Tile, switch and OTP for loading code and debugging.

The TRST_N pin must be asserted low during and after power up for 100 ns. If JTAG is not required, the TRST_N pin can be tied to ground to hold the JTAG module in reset.

The DEBUG_N pin is used to synchronize the debugging of multiple xCORE Tiles. This pin can operate in both output and input mode. In output mode and when configured to do so, DEBUG_N is driven low by the device when the processor hits a debug break point. Prior to this point the pin will be tri-stated. In input mode and when configured to do so, driving this pin low will put the xCORE Tile into debug mode. Software can set the behavior of the xCORE Tile based on this pin. This pin should have an external pull up of $4K7-47K\Omega$ or left not connected in single core applications.

The JTAG device identification register can be read by using the IDCODE instruction. Its contents are specified in Figure 12.

Figure 12	Bit	Bit31 Device Identification Register															Bit															
Figure 12:		Vers	sion								Pa	ırt N	umb	er									1	Man	ufact	ture	r Ide	ntity	/			1
IDCODE return value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	1	0	0	0	1	1	0	0	1	1
Teturn value		C)			0)			Ū	D			0)			Ĩ	2			6	5				3			0 1	3	

The JTAG usercode register can be read by using the USERCODE instruction. Its contents are specified in Figure 13. The OTP User ID field is read from bits [22:31] of the security register on xCORE Tile 0, *see* §8.1 (all zero on unprogrammed devices).

Figure 13: USERCODE return value

Bit	31	31 Usercode Register Bit											it0																		
	OTP User ID									Unused						Silicon Revision															
0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	()			()			()			ž	2			8	3			(C			(0				D	



9.1 PCU

PCU_WAKE should be left unconnected, PCU_GATE should be left unconnected and PCU_CLK must be tied to CLK.

10 Board Integration

The device has the following power supply pins:

- ▶ VDD pins for the xCORE Tile
- ▶ VDDIO pins for the I/O lines
- ▶ PLL_AVDD pins for the PLL
- PCU_VDD and PCU_VDDIO pins for the PCU
- OTP_VCC pins for the OTP

Several pins of each type are provided to minimize the effect of inductance within the package, all of which must be connected. The power supplies must be brought up monotonically and input voltages must not exceed specification at any time.

The VDD supply must ramp from 0V to its final value within 10 ms to ensure correct startup.

The VDDIO and OTP_VCC supply must ramp to its final value before VDD reaches 0.4 V.

The PLL_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for example, a 2.2Ω resistor and 100 nF multi-layer ceramic capacitor) is recommended on this pin.

The PCU_VDD supply must be connected to the VDD supply.

The PCU_VDDIO supply must be connected to the VDDIO supply.

The OTP_VCC supply should be connected to the VDDIO supply.

The following ground pins are provided:

- PLL_AGND for PLL_AVDD
- ▶ GND for all other supplies

All ground pins must be connected directly to the board ground.

-XMOS-

The VDD and VDDIO supplies should be decoupled close to the chip by several 100 nF low inductance multi-layer ceramic capacitors between the supplies and GND (for example, 4x100nF 0402 low inductance MLCCs per supply rail). The ground side of the decoupling capacitors should have as short a path back to the

19

GND pins as possible. A bulk decoupling capacitor of at least 10 uF should be placed on each of these supplies.

RST_N is an active-low asynchronous-assertion global reset signal. Following a reset, the PLL re-establishes lock after which the device boots up according to the boot mode (*see* §7). RST_N and must be asserted low during and after power up for 100 ns.

10.1 Land patterns and solder stencils

The land pattern recommendations in this document are based on a RoHS compliant process and derived, where possible, from the nominal *Generic Requirements for Surface Mount Design and Land Pattern Standards* IPC-7351B specifications. This standard aims to achieve desired targets of heel, toe and side fillets for solder-joints.

Solder paste and ground via recommendations are based on our engineering and development kit board production. They have been found to work and optimized as appropriate to achieve a high yield. The size, type and number of vias used in the center pad affects how much solder wicks down the vias during reflow. This in turn, along with solder paster coverage, affects the final assembled package height. These factors should be taken into account during design and manufacturing of the PCB.

The following land patterns and solder paste contains recommendations. Final land pattern and solder paste decisions are the responsibility of the customer. These should be tuned during manufacture to suit the manufacturing process.

The package is a 124 pin dual row Quad Flat No lead package with exposed heat slug on a 0.5mm pitch. An example land pattern is shown in Figure 14.

Pad widths and spacings are such that solder mask can still be applied between the pads using standard design rules. This is highly recommended to reduce solder shorts between pads. See the recommended PCB solder mask diagram in Figure 15.


10.2 Solder Stencil

The solder joints in the QFN package are formed exclusively from the solder paste deposited from the solder stencil. At the small aperture sizes required, the design of the stencil becomes important to ensure a reliable final solder joint volume and reliable solder joints.

The solder stencil recommendations here are based on those suggested in the IPC specification IPC-7525A "Stencil Design Guidelines".

As the aperture size in the stencil becomes very small, the amount of solder which remains on the PCB pad after printing is reduced. This occurs due to friction between the walls of the stencil and the solder paste dragging the paste from the pad when the stencil is removed. This effect is minimized as the thickness of the stencil is reduced.

-XMOS-



-XMOS

21

For the 124 pin QFN package, our recommendations are to use a 4mil thick laser cut stencil. The solder stencil apertures for the pads should be 0.3mm square with 0.06mm radiused corners. This is the same size as the pads themselves apart from radiused corners to aid in paste transfer. This can be seen in the Figure 16.





Figure 16: Solder stencil for outer pads

> These dimensions should be the final aperture sizes used on the stencil, this should be agreed with the stencil makers or assembly house. It is common for assembly houses to subject the paste mask data to a global undersize before cutting the stencil. If this undersize is applied to these small apertures the paste transfer is likely to be poor and open solder joints may result.

> For the center pad of this package, four squares of solder paste is recommended, 1 mm on a side as shown in Figure 17. This gives a paste to pad area ratio of 51%.



10.3 Ground and Thermal Vias

Vias under the heat slug into the ground plane of the PCB are recommended for a low inductance ground connection and good thermal performance. A 3 \times 3 grid of

vias, with a 0.6mm diameter annular ring and a 0.3mm drill, equally spaced across the heat slug, would be suitable.

10.4 Moisture Sensitivity

XMOS devices are, like all semiconductor devices, susceptible to moisture absorption. When removed from the sealed packaging, the devices slowly absorb moisture from the surrounding environment. If the level of moisture present in the device is too high during reflow, damage can occur due to the increased internal vapour pressure of moisture. Example damage can include bond wire damage, die lifting, internal or external package cracks and/or delamination.

All XMOS devices are Moisture Sensitivity Level (MSL) 3 - devices have a shelf life of 168 hours between removal from the packaging and reflow, provided they are stored below 30C and 60% RH. If devices have exceeded these values or an included moisture indicator card shows excessive levels of moisture, then the parts should be baked as appropriate before use. This is based on information from *Joint IPC/JEDEC Standard For Moisture/Reflow Sensitivity Classification For Nonhermetic Solid State Surface-Mount Devices* J-STD-020 Revision D.

-XM()S

11 DC and Switching Characteristics

Symbol	Parameter	MIN	ТҮР	MAX	UNITS	Notes
VDD	Tile DC supply voltage	0.95	1.00	1.05	V	
VDDIO	I/O supply voltage	3.00	3.30	3.60	V	
PLL_AVDD	PLL analog supply	0.95	1.00	1.05	V	
PCU_VDD	PCU tile DC supply voltage	0.95	1.00	1.05	V	
PCU_VDDIO	PCU I/O DC supply voltage	3.00	3.30	3.60	V	
OTP_VCC	OTP supply voltage	3.00	3.30	3.60	V	
CI	xCORE Tile I/O load capacitance			25	pF	
Та	Ambient operating temperature (Commercial)	0		70	°C	
	Ambient operating temperature (Industrial)	-40		85	°C	
Тј	Junction temperature			125	°C	
Tstg	Storage temperature	-65		150	°C	

11.1 Operating Conditions

Figure 18: Operating conditions

11.2 DC Characteristics

Symbol	Parameter	MIN	ТҮР	MAX	UNITS	Notes
V(IH)	Input high voltage	2.00		3.60	V	А
V(IL)	Input low voltage	-0.30		0.70	V	А
V(OH)	Output high voltage	2.00			V	B, C
V(OL)	Output low voltage			0.60	V	В, С
R(PU)	Pull-up resistance		35K		Ω	D
R(PD)	Pull-down resistance		35K		Ω	D

Figure 19: DC characteristics

A All pins except power supply pins.

B Ports 1A, 1D, 1E, 1H, 1I, 1J, 1K and 1L are nominal 8 mA drivers, the remainder of the general-purpose I/Os are 4 mA.

C Measured with 4 mA drivers sourcing 4 mA, 8 mA drivers sourcing 8 mA.

D Used to guarantee logic state for an I/O when high impedance. The internal pull-ups/pull-downs should not be used to pull external circuitry.

11.3 ESD Stress Voltage

Figure 20 ESD stress voltage

20:	Symbol	Parameter	MIN	TYP	MAX	UNITS	Notes
ess	HBM	Human body model	-2.00		2.00	KV	
age	MM	Machine model	-200		200	V	

-XMOS