

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







XU210-512-FB236 Datasheet



Table of Contents

| 1 | xCORE Multicore Microcontrollers |
|-----|--------------------------------------|
| 2 | XU210-512-FB236 Features |
| 3 | Pin Configuration |
| 4 | Signal Description |
| 5 | Example Application Diagram |
| 6 | Product Overview |
| 7 | PLL |
| 8 | Boot Procedure |
| 9 | Memory |
| 10 | USB PHÝ |
| 11 | JTAG |
| 12 | Board Integration |
| 13 | DC and Switching Characteristics |
| 14 | Package Information |
| 15 | Ordering Information |
| App | endices |
| Α | Configuration of the XU210-512-FB236 |
| В | Processor Status Configuration |
| C | Tile Configuration |
| D | Node Configuration |
| E | USB Node Configuration |
| F | USB PHY Configuration |
| G | JTAG, xSCOPE and Debugging |
| Н | Schematics Design Check List |
| I | PCB Layout Design Check List |
| J | Associated Design Documentation |
| K | Related Documentation |
| L | Revision History |

TO OUR VALUED CUSTOMERS

X007796,

It is our intention to provide you with accurate and comprehensive documentation for the hardware and software components used in this product. To subscribe to receive updates, visit http://www.xmos.com/.

XMOS Ltd. is the owner or licensee of the information in this document and is providing it to you "AS IS" with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd. makes no representation that the information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims.

XMOS and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries, and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners.

1 xCORE Multicore Microcontrollers

The xCORE200 Series is a comprehensive range of 32-bit multicore microcontrollers that brings the low latency and timing determinism of the xCORE architecture to mainstream embedded applications. Unlike conventional microcontrollers, xCORE multicore microcontrollers execute multiple real-time tasks simultaneously and communicate between tasks using a high speed network. Because xCORE multicore microcontrollers are completely deterministic, you can write software to implement functions that traditionally require dedicated hardware.




Figure 1: XU210-512-FB236 block diagram

Key features of the XU210-512-FB236 include:

- ► **Tiles**: Devices consist of one or more xCORE tiles. Each tile contains between five and eight 32-bit xCOREs with highly integrated I/O and on-chip memory.
- ▶ Logical cores Each logical core can execute tasks such as computational code, DSP code, control software (including logic decisions and executing a state machine) or software that handles I/O. Section 6.1
- ▶ xTIME scheduler The xTIME scheduler performs functions similar to an RTOS, in hardware. It services and synchronizes events in a core, so there is no requirement for interrupt handler routines. The xTIME scheduler triggers cores on events generated by hardware resources such as the I/O pins, communication channels and timers. Once triggered, a core runs independently and concurrently to other cores, until it pauses to wait for more events. Section 6.2
- ▶ Channels and channel ends Tasks running on logical cores communicate using channels formed between two channel ends. Data can be passed synchronously or asynchronously between the channel ends assigned to the communicating tasks. Section 6.5
- ➤ xCONNECT Switch and Links Between tiles, channel communications are implemented over a high performance network of xCONNECT Links and routed through a hardware xCONNECT Switch. Section 6.6

- ▶ **Ports** The I/O pins are connected to the processing cores by Hardware Response ports. The port logic can drive its pins high and low, or it can sample the value on its pins optionally waiting for a particular condition. Section 6.3
- ► Clock blocks xCORE devices include a set of programmable clock blocks that can be used to govern the rate at which ports execute. Section 6.4
- Memory Each xCORE Tile integrates a bank of SRAM for instructions and data, and a block of one-time programmable (OTP) memory that can be configured for system wide security features. Section 9
- ▶ PLL The PLL is used to create a high-speed processor clock given a low speed external oscillator. Section 7
- ▶ **USB** The USB PHY provides High-Speed and Full-Speed, device, host, and on-thego functionality. Data is communicated through ports on the digital node. A library is provided to implement USB device functionality. Section 10
- ▶ JTAG The JTAG module can be used for loading programs, boundary scan testing, in-circuit source-level debugging and programming the OTP memory. Section 11

1.1 Software

Devices are programmed using C, C++ or xC (C with multicore extensions). XMOS provides tested and proven software libraries, which allow you to quickly add interface and processor functionality such as USB, Ethernet, PWM, graphics driver, and audio EQ to your applications.

1.2 xTIMEcomposer Studio

The xTIMEcomposer Studio development environment provides all the tools you need to write and debug your programs, profile your application, and write images into flash memory or OTP memory on the device. Because xCORE devices operate deterministically, they can be simulated like hardware within xTIMEcomposer: uniquely in the embedded world, xTIMEcomposer Studio therefore includes a static timing analyzer, cycle-accurate simulator, and high-speed in-circuit instrumentation.

xTIMEcomposer can be driven from either a graphical development environment, or the command line. The tools are supported on Windows, Linux and MacOS X and available at no cost from xmos.com/downloads. Information on using the tools is provided in the xTIMEcomposer User Guide, X3766.

2 XU210-512-FB236 Features

► Multicore Microcontroller with Advanced Multi-Core RISC Architecture

- 10 real-time logical cores on 2 xCORE tiles
- Cores share up to 1000 MIPS
 - Up to 2000 MIPS in dual issue mode
- Each logical core has:
 - Guaranteed throughput of between 1/5 and 1/5 of tile MIPS
- 16x32bit dedicated registers
- 167 high-density 16/32-bit instructions
 - All have single clock-cycle execution (except for divide)
 - 32x32→64-bit MAC instructions for DSP, arithmetic and user-definable cryptographic functions

▶ USB PHY, fully compliant with USB 2.0 specification

▶ Programmable I/O

- 128 general-purpose I/O pins, configurable as input or output
 - Up to 32 x 1bit port, 12 x 4bit port, 8 x 8bit port, 4 x 16bit port, 2 x 32bit port
 - 8 xCONNECT links
- Port sampling rates of up to 60 MHz with respect to an external clock
- 64 channel endss (32 per tile) for communication with other cores, on or off-chip

▶ Memory

- 512KB internal single-cycle SRAM (max 256KB per tile) for code and data storage
- 16KB internal OTP (max 8KB per tile) for application boot code

► Hardware resources

- 12 clock blocks (6 per tile)
- 20 timers (10 per tile)
- 8 locks (4 per tile)

▶ JTAG Module for On-Chip Debug

▶ Security Features

- Programming lock disables debug and prevents read-back of memory contents
- AES bootloader ensures secrecy of IP held on external flash memory

▶ Ambient Temperature Range

- Commercial qualification: 0°C to 70°C
- Industrial qualification: -40°C to 85°C

Speed Grade

20: 1000 MIPS

▶ Power Consumption

• 570 mA (typical)

▶ 236-pin FBGA package 0.5 mm pitch

3 Pin Configuration

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 |
|---|--|--|--|-------|-------------|------------|-------|---------------|---------------|-------------|---------------|-------------|--------------|--------------|---------|-------|---|--|--|
| А | GND | VDDIOL | VDDIOL | | TCK | CLK | | X1D31 | X1D29 | | X1D41 | OTP_ VCC | | NC | MODE[0] | | X0D29 | VDDIOR | GND |
| В | X0D36 | VDDIOL | VDDIOL | TDO | TMS | TRST_ N | X1D33 | X1D32 | X1D28 | X1D26 | X1D42 | OTP_ VCC | NC | NC | MODE[1] | X0D33 | X0D32 | VDDIOR | VDDIOR |
| С | X0D37 X ₀ L ₀ ^M | X0D38 X ₀ L ₀ ⁰ | VDDIOL | TDI | DEBUG_ N | RST_N | X1D10 | X1D11 | X1D30 | X1D27 | X1D43 | X1D40 | NC | NC | X0D31 | X0D30 | X0D28 | X0D26 X ₀ L ₇ ^{c3} | X0D27 X ₀ L ^{pl} ₇ |
| D | | X0D39 X ₀ L ₀ ² | X0D40 X₀L; | | | | | | | | | | | | | | X0D34 X ₀ L ₇ ⁻¹ | X0D35 X ₀ L ⁰² | |
| E | X0D43 X ₀ L ₀ ^{o1} | X0D42 X ₀ L ₀ ⁰ | X0D41 X₀L ⁱ⁰ | | | | | | | | | | | | | | X0D25 X ₀ L ₇ ⁰ | X0D24 X ₀ L ₇ ⁰ | X1D01 X ₀ L ⁰ ₇ |
| F | X1D34 X ₀ L ₀ ²² | X1D35 X ₀ L ₀ ^{cd} | X1D36 X ₀ L ₀ ^{ol} | | | | NC | VDD | VDD | VDDIOT | VDD | VDD | PLL_ AVDD | PLL_ AGND | | | X1D08 X ₀ L ₇ ^M | X1D09 X ₀ L ₇ | X1D00 X ₀ L ⁰ ₇ |
| G | | X1D49 X ₀ L ^M ₁ | X1D50 X ₀ L ₁ | | | VDD | | GND | | GND | | GND | | VDD | | | X0D69 X ₀ L ₀ ²³ | X0D70 X ₀ L ^{p4} ₆ | |
| Н | X1D53 X ₀ L ₁ ⁰ | X1D52 X ₃ L ₁ | X1D51 X ₀ L ₁ ² | | | VDD | GND | GND | GND | GND | GND | GND | GND | VDD | | | X0D68 X ₀ L ²² ₆ | X0D67 X ₀ L ₆ ⁰¹ | X0D66 X ₀ L ⁰ ₆ |
| J | X1D54 X ₃ L ₁ ²⁰ | X1D55 X ₀ L ₁ ⁰¹ | X1D56 X ₃ L ²² | | | VDD | | GND | | GND | | GND | | VDD | | | X0D63 X ₀ L ₆ ²² | X0D64 X ₀ L ₀ ¹ | X0D65 X ₀ L ₀ ⁰ |
| К | | X1D58 X ₀ L ₁ ^{ot} | X1D57 X,L ²³ | | | VDD | GND | GND | GND | GND | GND | GND | GND | VDD | | | X0D62 X ₀ L ₆ ³ | X0D61 X ₀ L ^H ₆ | |
| L | X1D63 X ₀ L ₂ ² | X1D62 X ₃ L ₂ | X1D61 X ₃ L ^H ₂ | | | VDD | | GND | | GND | | GND | | VDD | | | 32A X0D58 X ₀ L ^{p4} ₅ | X0D57 X ₀ L ³ | X0D56 X ₀ L ² ₅ |
| М | X1D64 X ₀ L ₂ ¹¹ | X1D65 X ₀ L ₂ ⁰ | X1D66 X ₀ L ^{c0} ₂ | | | VDD | GND | GND | GND | GND | GND | GND | GND | VDD | | | X0D53 X ₀ L ₅ ⁰ | X0D54 X ₀ L ₅ ⁰ | X0D55 X ₀ L ^{e1} ₅ |
| N | | X1D67 X ₀ L ₂ ^{o1} | X1D68 X ₀ L ₂ ⁰² | | | VDD | | GND | | GND | | GND | | VDD | | | 32A X0D51 X ₀ L ₅ ² | X0D52 X ₀ L ₃ ¹ | |
| Р | X1D70 X ₀ L ₂ ^{ol} | X1D69 X ₀ L ₂ ^{cd} | X1D37 X ₃ L ^H ₃ | | | VDD | VDD | VDD | USB_ VDD | USB_ VDD | VDD | VDD | VDD | NC | | | X1D07 X ₀ L ₄ ⁰⁴ | X0D50 X ₀ L ₃ ³ | X0D49 X ₀ L ^M ₃ |
| R | X1D38 X ₀ L ₃ | X1D39 X ₀ L ₃ ² | X1D17 X ₀ L ₃ ¹⁰ | | | | | | | | | | | | | | X1D03 X ₀ L ⁰⁰ ₄ | X1D05 X ₀ L ₄ ^{o2} | X1D06 X ₀ L ^{c0} ₄ |
| Т | | X1D16 X ₀ L ₃ ¹ | X1D18 X ₀ L ₃ ⁰⁰ | | | | | | | | | | | | | | X1D02 X ₀ L ₄ ⁰ | X1D04 X ₀ L ₄ ^{o1} | |
| U | X0D10 X ₀ L ₃ ^{cd} | X0D01 X ₀ L ₃ ⁶² | X1D19 X ₀ L ₃ ⁰¹ | X0D00 | X0D11 | X0D07 | X1D12 | USB_ VDD33 | USB_ VBUS | USB_ ID | USB_ VSSAC | NC | X1D24 | X0D22 | X0D13 | X0D23 | X0D19 X ₀ L ₄ ¹¹ | X0D18 X ₀ L ₄ ² | X0D17 X ₀ L ₄ ⁰ |
| V | X1D22 X ₀ L ₃ ^{o4} | VDDIOL | VDDIOL | X0D04 | X0D06 | X0D03 | X0D08 | X0D09 | USB_ DM | USB_ DP | X1D21 | X1D14 | X1D25 | X0D21 | X0D14 | X0D12 | VDDIOR | VDDIOR | X0D16 X ₀ L ^M ₄ |
| W | GND | VDDIOL | X1D23 | | X0D05 | X0D02 | | X1D13 | USB_ RTUNE | | X1D20 | X1D15 | | X0D20 | X0D15 | | VDDIOR | VDDIOR | GND |

4 Signal Description

This section lists the signals and I/O pins available on the XU210-512-FB236. The device provides a combination of 1 bit, 4bit, 8bit and 16bit ports, as well as wider ports that are fully or partially (gray) bonded out. All pins of a port provide either output or input, but signals in different directions cannot be mapped onto the same port.

Pins may have one or more of the following properties:

- ▶ PD/PU: The IO pin has a weak pull-down or pull-up resistor. The resistor is enabled during and after reset. Enabling a link or port that uses the pin disables the resistor. Thereafter, the resistor can be enabled or disabled under software control. The resistor is designed to ensure defined logic input state for unconnected pins. It should not be used to pull external circuitry. Note that the resistors are highly non-linear and only a maximum pull current is specified in Section 13.2.
- ▶ ST: The IO pin has a Schmitt Trigger on its input.
- IOL/IOT/IOR: The IO pin is powered from VDDIOL, VDDIOT, and VDDIOR respectively

| | Power pins (11) | | | | | | | | | | |
|-----------|---------------------------|------|------------|--|--|--|--|--|--|--|--|
| Signal | Function | Type | Properties | | | | | | | | |
| GND | Digital ground | GND | | | | | | | | | |
| OTP_VCC | OTP power supply | PWR | | | | | | | | | |
| PLL_AGND | Analog ground for PLL | PWR | | | | | | | | | |
| PLL_AVDD | Analog PLL power | PWR | | | | | | | | | |
| USB_VDD | Digital tile power | PWR | | | | | | | | | |
| USB_VDD33 | USB Analog power | PWR | | | | | | | | | |
| USB_VSSAC | USB analog ground | GND | | | | | | | | | |
| VDD | Digital tile power | PWR | | | | | | | | | |
| VDDIOL | Digital I/O power (left) | PWR | | | | | | | | | |
| VDDIOR | Digital I/O power (right) | PWR | | | | | | | | | |
| VDDIOT | Digital I/O power (top) | PWR | | | | | | | | | |

| | JTAG pins (6) | | |
|--------|--------------------|--------|-------------|
| Signal | Function | Type | Properties |
| RST_N | Global reset input | Input | IOL, PU, ST |
| TCK | Test clock | Input | IOL, PD, ST |
| TDI | Test data input | Input | IOL, PU |
| TDO | Test data output | Output | IOL, PD |
| TMS | Test mode select | Input | IOL, PU |
| TRST_N | Test reset input | Input | IOL, PU, ST |

| Name | | | | I/C |) pins | (128) | | | |
|---|--------|---|------------------|-----------------|-----------------|-------------------|-------------------|------|------------|
| X0D01 | Signal | Function | | | | | | Type | Properties |
| XODO2 4A0 8A0 16A0 32A20 I/O IOL, PD XODO3 4A1 8A1 16A1 32A21 I/O IOL, PD XODO4 4B0 8A2 16A2 32A22 I/O IOL, PD XODO5 4B1 8A3 16A3 32A23 I/O IOL, PD XODO6 4B2 8A4 16A3 32A24 I/O IOL, PD XODO7 4B3 8A5 16A5 32A25 I/O IOL, PD XOD08 4A2 8A6 16A6 32A25 I/O IOL, PD XOD09 4A3 8A7 16A7 32A27 I/O IOL, PD XOD10 X ₀ L33 dt 1C0 I/O IOL, PD XOD11 1D0 I/O IOL, PD XOD12 1E0 I/O IOR, PD XOD13 1F0 I/O IOR, PD XOD14 4C0 8B0 16A8 32A28 I/O IOR, PD < | X0D00 | | 1A ⁰ | | | | | I/O | IOL, PD |
| XODO3 4A1 8A1 16A1 32A21 I/O IOL, PD XODO4 480 8A2 16A2 32A22 I/O IOL, PD XODO5 4B1 8A3 16A3 32A23 I/O IOL, PD XODO6 4B2 8A4 16A4 32A24 I/O IOL, PD XODO7 4B3 8A5 16A5 32A25 I/O IOL, PD XOD08 4A2 8A6 16A6 32A26 I/O IOL, PD XOD09 4A3 8A7 16A7 32A27 I/O IOL, PD XOD10 X0L330L 1C0 I/O IOL, PD XOD11 1D0 I/O IOL, PD XOD12 1E0 I/O IOR, PD XOD13 1F0 I/O IOR, PD XOD14 4C0 8B0 16A8 32A28 I/O IOR, PD XOD15 4C1 8B1 16A9 32A29 I/O IOR, PD | X0D01 | X ₀ L3 ² _{out} | 1 B ⁰ | | | | | I/O | IOL, PD |
| XOD04 480 8A2 16A2 32A22 I/O IOL, PD XOD05 4B1 8A3 16A3 32A23 I/O IOL, PD XOD06 4B2 8A4 16A4 32A24 I/O IOL, PD XOD07 4B3 8A5 16A5 32A25 I/O IOL, PD XOD08 4A2 8A6 16A6 32A26 I/O IOL, PD XOD09 4A3 8A7 16A7 32A27 I/O IOL, PD XOD10 X0L330LL 1C0 I/O IOL, PD I/O IOL, PD XOD11 1D0 I/O IOL, PD I/O IOL, PD I/O IOL, PD XOD12 1E0 I/O IOR, PD I/O IOR, PD I/O IOR, PD XOD13 1F0 IF0 I/O IOR, PD I/O IOR, PD XOD14 4C0 8B0 16A8 32A28 I/O IOR, PD XOD15 X0L441 | X0D02 | | | 4A ⁰ | 8A ⁰ | 16A ⁰ | 32A ²⁰ | I/O | IOL, PD |
| XODO5 481 8A3 16A3 32A23 I/O IOL, PD XOD06 482 8A4 16A4 32A24 I/O IOL, PD XOD07 483 8A5 16A5 32A25 I/O IOL, PD XOD08 4A2 8A6 16A6 32A26 I/O IOL, PD XOD09 4A3 8A7 16A7 32A27 I/O IOL, PD XOD10 X ₀ L330ut 1C0 I/O IOL, PD I/O IOL, PD XOD11 1D0 ID I/O IOL, PD I/O IOL, PD XOD12 1E0 I/O IOR, PD I/O IOR, PD XOD13 1F0 I/O IOR, PD IOR, PD XOD14 4C0 8B0 16A8 32A28 I/O IOR, PD XOD15 4C1 8B1 16A9 32A29 I/O IOR, PD XOD16 X ₀ L4\(\frac{1}{\text{in}}\) 4D0 8B2 16A10 I/O | X0D03 | | | 4A ¹ | 8A ¹ | 16A ¹ | | I/O | IOL, PD |
| X0D06 482 8A4 16A4 32A24 I/O IOL, PD X0D07 483 8A5 16A5 32A25 I/O IOL, PD X0D08 4A2 8A6 16A6 32A26 I/O IOL, PD X0D09 4A3 8A7 16A7 32A27 I/O IOL, PD X0D10 X ₀ L33dt 1C° I/O IOL, PD IOL, PD X0D11 1D° I/O IOL, PD IOL, PD X0D12 1E° I/O IOR, PD IOR, PD X0D13 1F° I/O IOR, PD IOR, PD X0D14 4C° 8B° 16A8 32A28 I/O IOR, PD X0D15 4C1 8B1 16A9 32A29 I/O IOR, PD X0D16 X ₀ L44in 4D° 8B² 16A1° I/O IOR, PD X0D17 X ₀ L43in 4D° 8B³ 16A1° I/O IOR, PD X0D18 X ₀ L4in 4 | X0D04 | | | 4B ⁰ | 8A ² | 16A ² | 32A ²² | I/O | IOL, PD |
| X0D07 4B³ 8A⁵ 16A⁵ 32A²⁵ I/O IOL, PD X0D08 4A² 8A⁶ 16A⁶ 32A²⁶ I/O IOL, PD X0D09 4A³ 8A⁶ 16A⁶ 32A²⁶ I/O IOL, PD X0D10 X₀L3³₀ut 1C⁰ I/O IOL, PD X0D11 1D⁰ I/O IOL, PD X0D12 1E⁰ I/O IOR, PD X0D13 1F⁰ I/O IOR, PD X0D14 4C⁰ 8B⁰ 16A⁰ 32A²⁰ I/O IOR, PD X0D15 4C¹ 8B¹ 16A⁰ 32A²⁰ I/O IOR, PD X0D16 X₀L⁴¹a 4D⁰ 8B² 16A¹¹ I/O IOR, PD X0D17 X₀L⁴¹a 4D⁰ 8B² 16A¹¹ I/O IOR, PD X0D18 X₀L⁴¹a 4D³ 8B³ 16A¹¹ I/O IOR, PD X0D18 X₀L⁴¹a 4D³ 8B⁵ 16A¹³ I/O IOR, PD | X0D05 | | | 4B ¹ | 8A ³ | 16A ³ | 32A ²³ | I/O | IOL, PD |
| X0D08 4A2 8A6 16A6 32A26 I/O IOL, PD X0D09 4A3 8A7 16A7 32A27 I/O IOL, PD X0D10 X ₀ L3 _{0ut} 1C ⁰ I/O IOL, PD X0D11 1D ⁰ I/O IOL, PD X0D12 1E ⁰ I/O IOR, PD X0D13 1F ⁰ I/O IOR, PD X0D14 4C ⁰ 8B ⁰ 16A ⁸ 32A ²⁸ I/O IOR, PD X0D15 4C ¹ 8B ¹ 16A ⁹ 32A ²⁹ I/O IOR, PD X0D16 X ₀ L4 ¹ _{in} 4D ⁰ 8B ² 16A ¹⁰ I/O IOR, PD X0D17 X ₀ L4 ¹ _{in} 4D ⁰ 8B ² 16A ¹¹ I/O IOR, PD X0D18 X ₀ L4 ¹ _{in} 4D ³ 8B ³ 16A ¹¹ I/O IOR, PD X0D18 X ₀ L4 ¹ _{in} 4D ³ 8B ³ 16A ¹³ I/O IOR, PD X0D20 4C ² 8B ⁶ 16A ¹ | X0D06 | | | 4B ² | 8A ⁴ | 16A ⁴ | 32A ²⁴ | I/O | IOL, PD |
| XODO9 4A3 8A7 16A7 32A27 I/O IOL, PD XOD10 X ₀ L3 ³ _{out} 1C ⁰ I/O IOL, PD XOD11 1D ⁰ I/O IOL, PD XOD12 1E ⁰ I/O IOR, PD XOD13 1F ⁰ I/O IOR, PD XOD14 4C ⁰ 8B ⁰ 16A ⁸ 32A ²⁸ I/O IOR, PD XOD15 4C ¹ 8B ¹ 16A ⁹ 32A ²⁹ I/O IOR, PD XOD16 X ₀ L4 ⁴ _{in} 4D ⁰ 8B ² 16A ¹⁰ I/O IOR, PD XOD17 X ₀ L4 ⁴ _{in} 4D ⁰ 8B ³ 16A ¹¹ I/O IOR, PD XOD18 X ₀ L4 ⁴ _{in} 4D ² 8B ⁴ 16A ¹² I/O IOR, PD XOD18 X ₀ L4 ⁴ _{in} 4D ³ 8B ⁵ 16A ¹³ I/O IOR, PD XOD20 4C ² 8B ⁶ 16A ¹³ 32A ³¹ I/O IOR, PD XOD21 4C ³ 8B ⁷ | X0D07 | | | 4B ³ | 8A ⁵ | 16A ⁵ | 32A ²⁵ | I/O | IOL, PD |
| X0D10 | X0D08 | | | 4A ² | 8A ⁶ | 16A ⁶ | 32A ²⁶ | I/O | IOL, PD |
| XOD11 1D0 I/O IOL, PD XOD12 1E0 I/O IOR, PD XOD13 1F0 I/O IOR, PD XOD14 4C0 8B0 16A8 32A28 I/O IOR, PD XOD15 4C1 8B1 16A9 32A29 I/O IOR, PD XOD16 X ₀ L4 ¹ _{in} 4D0 8B2 16A10 I/O IOR, PD XOD17 X ₀ L4 ¹ _{in} 4D1 8B3 16A11 I/O IOR, PD XOD18 X ₀ L4 ¹ _{in} 4D2 8B4 16A12 I/O IOR, PD XOD19 X ₀ L4 ¹ _{in} 4D3 8B5 16A13 I/O IOR, PD XOD20 4C2 8B6 16A14 32A30 I/O IOR, PD XOD21 4C3 8B7 16A15 32A31 I/O IOR, PD XOD22 1G0 I/O IOR, PD IOR, PD IOR, PD IOR, PD XOD23 X ₀ L7 ⁰ _{in} 1I0 <td< td=""><td>X0D09</td><td></td><td></td><td>4A³</td><td>8A⁷</td><td>16A⁷</td><td>32A²⁷</td><td>I/O</td><td>IOL, PD</td></td<> | X0D09 | | | 4A ³ | 8A ⁷ | 16A ⁷ | 32A ²⁷ | I/O | IOL, PD |
| X0D12 | X0D10 | X ₀ L3 ³ _{out} | 1C ⁰ | | | | | I/O | IOL, PD |
| X0D13 | X0D11 | | 1D ⁰ | | | | | I/O | IOL, PD |
| X0D14 | X0D12 | | 1E ⁰ | | | | | I/O | IOR, PD |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | X0D13 | | 1F ⁰ | | | | | I/O | IOR, PD |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | X0D14 | | | 4C ⁰ | 8B ⁰ | 16A ⁸ | 32A ²⁸ | I/O | IOR, PD |
| X0D17 X0L4\frac{1}{in} 4D1 8B3 16A11 I/O IOR, PD X0D18 X0L4\frac{1}{in} 4D2 8B4 16A12 I/O IOR, PD X0D19 X0L4\frac{1}{in} 4D3 8B5 16A13 I/O IOR, PD X0D20 4C2 8B6 16A14 32A30 I/O IOR, PD X0D21 4C3 8B7 16A15 32A31 I/O IOR, PD X0D22 1G0 I/O IOR, PD IOR, PD X0D23 1H0 I/O IOR, PD X0D24 X0L7\frac{0}{in} 1I0 I/O IOR, PD X0D25 X0L7\frac{0}{out} 1J0 I/O IOR, PD X0D26 X0L7\frac{0}{out} 4E0 8C0 16B0 I/O IOR, PD X0D27 X0L7\frac{0}{out} 4E1 8C1 16B1 I/O IOR, PD X0D28 4F0 8C2 16B2 I/O IOR, PD X0D29 4F1 8C3 | X0D15 | | | 4C ¹ | 8B ¹ | 16A ⁹ | 32A ²⁹ | I/O | IOR, PD |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | X0D16 | X ₀ L4 ⁴ _{in} | | 4D ⁰ | 8B ² | 16A ¹⁰ | | I/O | IOR, PD |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | X0D17 | X ₀ L4 ³ _{in} | | 4D ¹ | 8B ³ | 16A ¹¹ | | I/O | IOR, PD |
| X0D20 4C2 8B6 16A14 32A30 I/O IOR, PD X0D21 4C3 8B7 16A15 32A31 I/O IOR, PD X0D22 1G0 I/O IOR, PD I/O IOR, PD X0D23 1H0 I/O IOR, PD I/O IOR, PD X0D24 X ₀ L7 _{in} ⁰ 1I ⁰ I/O IOR, PD X0D25 X ₀ L7 _{out} ⁰ 1J ⁰ I/O IOR, PD X0D26 X ₀ L7 _{out} ⁰ 4E ⁰ 8C ⁰ 16B ⁰ I/O IOR, PD X0D27 X ₀ L7 _{out} ⁴ 4E ¹ 8C ¹ 16B ¹ I/O IOR, PD X0D28 4F ⁰ 8C ² 16B ² I/O IOR, PD X0D29 4F ¹ 8C ³ 16B ³ I/O IOR, PD X0D30 4F ² 8C ⁴ 16B ⁴ I/O IOR, PD X0D31 4F ³ 8C ⁵ 16B ⁵ I/O IOR, PD | X0D18 | | | 4D ² | 8B ⁴ | 16A ¹² | | I/O | IOR, PD |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | X0D19 | X ₀ L4 ¹ _{in} | | 4D ³ | 8B ⁵ | 16A ¹³ | | I/O | IOR, PD |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | X0D20 | | | 4C ² | 8B ⁶ | 16A ¹⁴ | 32A ³⁰ | I/O | IOR, PD |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | X0D21 | | | 4C ³ | 8B ⁷ | 16A ¹⁵ | 32A ³¹ | I/O | IOR, PD |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | X0D22 | | 1G ⁰ | | | | | I/O | IOR, PD |
| X0D25 X ₀ L7 ⁰ _{out} 1J ⁰ I/O IOR, PD X0D26 X ₀ L7 ⁰ _{out} 4E ⁰ 8C ⁰ 16B ⁰ I/O IOR, PD X0D27 X ₀ L7 ⁴ _{out} 4E ¹ 8C ¹ 16B ¹ I/O IOR, PD X0D28 4F ⁰ 8C ² 16B ² I/O IOR, PD X0D29 4F ¹ 8C ³ 16B ³ I/O IOR, PD X0D30 4F ² 8C ⁴ 16B ⁴ I/O IOR, PD X0D31 4F ³ 8C ⁵ 16B ⁵ I/O IOR, PD | X0D23 | | 1H ⁰ | | | | | I/O | IOR, PD |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | X0D24 | X ₀ L7 ⁰ _{in} | 110 | | | | | I/O | IOR, PD |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | X0D25 | | 1J ⁰ | | | | | I/O | IOR, PD |
| X0D28 4F ⁰ 8C ² 16B ² I/O IOR, PD X0D29 4F ¹ 8C ³ 16B ³ I/O IOR, PD X0D30 4F ² 8C ⁴ 16B ⁴ I/O IOR, PD X0D31 4F ³ 8C ⁵ 16B ⁵ I/O IOR, PD | X0D26 | X ₀ L7 ³ _{out} | | 4E ⁰ | 8C ⁰ | 16B ⁰ | | I/O | IOR, PD |
| X0D29 | X0D27 | X ₀ L7 ⁴ _{out} | | 4E ¹ | 8C ¹ | 16B ¹ | | I/O | IOR, PD |
| X0D30 | X0D28 | | | 4F ⁰ | 8C ² | 16B ² | | I/O | IOR, PD |
| X0D31 4F ³ 8C ⁵ 16B ⁵ I/O IOR, PD | X0D29 | | | 4F ¹ | 8C ³ | 16B ³ | | I/O | IOR, PD |
| | X0D30 | | | 4F ² | 8C ⁴ | 16B ⁴ | | I/O | IOR, PD |
| X0D32 4E ² 8C ⁶ 16B ⁶ I/O IOR, PD | X0D31 | | | 4F ³ | 8C ⁵ | 16B ⁵ | | I/O | IOR, PD |
| | X0D32 | | | 4E ² | 8C ⁶ | 16B ⁶ | | I/O | IOR, PD |
| X0D33 4E ³ 8C ⁷ 16B ⁷ I/O IOR, PD | X0D33 | | | 4E ³ | 8C ⁷ | 16B ⁷ | | I/O | IOR, PD |
| $X_0L7_{out}^1$ $1K^0$ I/O IOR, PD | X0D34 | X ₀ L7 ¹ _{out} | 1K ⁰ | | | | | I/O | IOR, PD |
| $X_0L7_{out}^2$ $1L^0$ I/O IOR, PD | X0D35 | | 1L ⁰ | | | | | I/O | IOR, PD |
| X0D36 1M ⁰ 8D ⁰ 16B ⁸ I/O IOL, PD | X0D36 | | 1M ⁰ | | 8D ⁰ | 16B ⁸ | | I/O | IOL, PD |
| $X_0L0_{in}^4$ $1N^0$ $8D^1$ $16B^9$ I/O IOL, PD | X0D37 | X ₀ L0 ⁴ _{in} | 1N ⁰ | | 8D ¹ | 16B ⁹ | | I/O | IOL, PD |
| $X_0L0_{10}^3$ 10^0 $8D^2$ $16B^{10}$ I/O IOL, PD | X0D38 | | 10 ⁰ | | 8D ² | 16B ¹⁰ | | I/O | IOL, PD |
| $X_0L0_{in}^2$ $1P^0$ $8D^3$ $16B^{11}$ I/O IOL, PD | X0D39 | | 1P ⁰ | | 8D ³ | 16B ¹¹ | | I/O | IOL, PD |
| $X_0L0_{10}^1$ $8D^4$ $16B^{12}$ I/O IOL, PD | X0D40 | | | | 8D ⁴ | 16B ¹² | | I/O | IOL, PD |

(continued)



| Signal | Function | | | | Type | Properties |
|--------|---|--------------------|--------------------------------|-------------------|------|------------|
| X0D41 | X ₀ L0 ⁰ _{in} | 80 | ⁵ 16B ¹³ | | 1/0 | IOL, PD |
| X0D42 | X ₀ L0 ⁰ _{out} | 18 | ⁶ 16B ¹⁴ | | I/O | IOL, PD |
| X0D43 | X ₀ L0 ¹ _{out} | 38 | ⁷ 16B ¹⁵ | | I/O | IOL, PD |
| X0D49 | X ₀ L5 ⁴ _{in} | | | 32A ⁰ | I/O | IOR, PD |
| X0D50 | X ₀ L5 ³ _{in} | | | 32A ¹ | I/O | IOR, PD |
| X0D51 | X ₀ L5 ² _{in} | | | 32A ² | I/O | IOR, PD |
| X0D52 | X ₀ L5 ¹ _{in} | | | 32A ³ | I/O | IOR, PD |
| X0D53 | X ₀ L5 ⁰ _{in} | | | 32A ⁴ | I/O | IOR, PD |
| X0D54 | X ₀ L5 ⁰ _{out} | | | 32A ⁵ | I/O | IOR, PD |
| X0D55 | X ₀ L5 ¹ _{out} | | | 32A ⁶ | I/O | IOR, PD |
| X0D56 | X ₀ L5 ² _{out} | | | 32A ⁷ | I/O | IOR, PD |
| X0D57 | X ₀ L5 ³ _{out} | | | 32A ⁸ | I/O | IOR, PD |
| X0D58 | X ₀ L5 ⁴ _{out} | | | 32A ⁹ | I/O | IOR, PD |
| X0D61 | X ₀ L6 ⁴ _{in} | | | 32A ¹⁰ | I/O | IOR, PD |
| X0D62 | X ₀ L6 ³ _{in} | | | 32A ¹¹ | I/O | IOR, PD |
| X0D63 | X ₀ L6 ² _{in} | | | 32A ¹² | I/O | IOR, PD |
| X0D64 | X ₀ L6 ¹ _{in} | | | 32A ¹³ | I/O | IOR, PD |
| X0D65 | X ₀ L6 ⁰ _{in} | | | 32A ¹⁴ | I/O | IOR, PD |
| X0D66 | X ₀ L6 ⁰ _{out} | | | 32A ¹⁵ | I/O | IOR, PD |
| X0D67 | X ₀ L6 ¹ _{out} | | | 32A ¹⁶ | I/O | IOR, PD |
| X0D68 | X ₀ L6 ² _{out} | | | 32A ¹⁷ | I/O | IOR, PD |
| X0D69 | X ₀ L6 ³ _{out} | | | 32A ¹⁸ | I/O | IOR, PD |
| X0D70 | X ₀ L6 ⁴ _{out} | | | 32A ¹⁹ | I/O | IOR, PD |
| X1D00 | $X_0L7_{in}^2$ $1A^0$ | | | | I/O | IOR, PD |
| X1D01 | $X_0L7_{in}^1$ $1B^0$ | | | | I/O | IOR, PD |
| X1D02 | X ₀ L4 ⁰ _{in} | 4A ⁰ 8A | ⁰ 16A ⁰ | 32A ²⁰ | I/O | IOR, PD |
| X1D03 | $X_0L4_{out}^0$ | 4A ¹ 8A | ¹ 16A ¹ | 32A ²¹ | I/O | IOR, PD |
| X1D04 | X ₀ L4 ¹ _{out} | 4B ⁰ 8A | ² 16A ² | 32A ²² | I/O | IOR, PD |
| X1D05 | X ₀ L4 ² _{out} | 4B ¹ 8A | ³ 16A ³ | 32A ²³ | I/O | IOR, PD |
| X1D06 | X ₀ L4 ³ _{out} | 4B ² 8A | | 32A ²⁴ | I/O | IOR, PD |
| X1D07 | X ₀ L4 ⁴ _{out} | 4B ³ 8A | | 32A ²⁵ | I/O | IOR, PD |
| X1D08 | X ₀ L7 ⁴ _{in} | 4A ² 8A | ⁶ 16A ⁶ | 32A ²⁶ | I/O | IOR, PD |
| X1D09 | X ₀ L7 ³ _{in} | 4A ³ 8A | ⁷ 16A ⁷ | 32A ²⁷ | I/O | IOR, PD |
| X1D10 | 1C ⁰ | | | | I/O | IOT, PD |
| XIDII | 1D ⁰ | | | | I/O | IOT, PD |
| X1D12 | 1E ⁰ | | | | I/O | IOL, PD |
| X1D13 | 1F ⁰ | | | | I/O | IOL, PD |
| X1D14 | | 4C ⁰ 8E | | 32A ²⁸ | I/O | IOR, PD |
| X1D15 | | 4C ¹ 8E | | 32A ²⁹ | I/O | IOR, PD |
| X1D16 | X ₀ L3 ¹ _{in} | 4D ⁰ 8E | | | I/O | IOL, PD |
| XID17 | X ₀ L3 ⁰ _{in} | 4D ¹ 8E | | | I/O | IOL, PD |
| X1D18 | X ₀ L3 ⁰ _{out} | 4D ² 8E | | | I/O | IOL, PD |
| X1D19 | X ₀ L3 ¹ _{out} | 4D ³ 8E | ⁵ 16A ¹³ | | I/O | IOL, PD |

(continued)



| Signal | Function | | | | | | Type | Properties |
|--------|---|-----------------|-----------------|-----------------|-------------------|-------------------|------|------------|
| X1D20 | | | 4C ² | 8B ⁶ | 16A ¹⁴ | 32A ³⁰ | 1/0 | IOR, PD |
| X1D21 | | | 4C ³ | 8B ⁷ | 16A ¹⁵ | 32A ³¹ | 1/0 | IOR, PD |
| X1D22 | X ₀ L3 ⁴ _{out} | 1G ⁰ | | | | 3271 | 1/0 | IOL, PD |
| X1D23 | 7.023001 | 1H ⁰ | | | | | 1/0 | IOL, PD |
| X1D24 | | 110 | | | | | 1/0 | IOR, PD |
| X1D25 | | 1J ⁰ | | | | | 1/0 | IOR, PD |
| X1D26 | | -, | 4E ⁰ | 8C ⁰ | 16B ⁰ | | 1/0 | IOT, PD |
| X1D27 | | | 4E ¹ | 8C ¹ | 16B ¹ | | 1/0 | IOT, PD |
| X1D28 | | | 4F ⁰ | 8C ² | 16B ² | | 1/0 | IOT, PD |
| X1D29 | | | 4F ¹ | 8C ³ | 16B ³ | | 1/0 | IOT, PD |
| X1D30 | | | 4F ² | 8C ⁴ | 16B ⁴ | | 1/0 | IOT, PD |
| X1D31 | | | 4F ³ | 8C ⁵ | 16B ⁵ | | 1/0 | IOT, PD |
| X1D32 | | | 4E ² | 8C ⁶ | 16B ⁶ | | 1/0 | IOT, PD |
| X1D33 | | | 4E ³ | 8C ⁷ | 16B ⁷ | | 1/0 | IOT, PD |
| X1D34 | X ₀ L0 ² _{out} | 1K ⁰ | | | | | 1/0 | IOL, PD |
| X1D35 | X ₀ L0 ³ _{out} | 1L ⁰ | | | | | 1/0 | IOL, PD |
| X1D36 | X ₀ L0 ⁴ _{out} | 1M ⁰ | | 8D ⁰ | 16B ⁸ | | 1/0 | IOL, PD |
| X1D37 | X ₀ L3 ⁴ _{in} | 1N ⁰ | | 8D ¹ | 16B ⁹ | | 1/0 | IOL, PD |
| X1D38 | X ₀ L3 ³ _{in} | 100 | | 8D ² | 16B ¹⁰ | | 1/0 | IOL, PD |
| X1D39 | X ₀ L3 ² _{in} | 1P ⁰ | | 8D ³ | 16B ¹¹ | | 1/0 | IOL, PD |
| X1D40 | - III | | | 8D ⁴ | 16B ¹² | | 1/0 | IOT, PD |
| X1D41 | | | | 8D ⁵ | 16B ¹³ | | 1/0 | IOT, PD |
| X1D42 | | | | 8D ⁶ | 16B ¹⁴ | | I/O | IOT, PD |
| X1D43 | | | | 8D ⁷ | 16B ¹⁵ | | I/O | IOT, PD |
| X1D49 | X ₀ L1 ⁴ _{in} | | | | | 32A ⁰ | I/O | IOL, PD |
| X1D50 | X ₀ L1 ³ _{in} | | | | | 32A ¹ | I/O | IOL, PD |
| X1D51 | X ₀ L1 ² _{in} | | | | | 32A ² | I/O | IOL, PD |
| X1D52 | X ₀ L1 ¹ _{in} | | | | | 32A ³ | I/O | IOL, PD |
| X1D53 | X ₀ L1 ⁰ _{in} | | | | | 32A ⁴ | I/O | IOL, PD |
| X1D54 | X ₀ L1 ⁰ _{out} | | | | | 32A ⁵ | I/O | IOL, PD |
| X1D55 | X ₀ L1 ¹ _{out} | | | | | 32A ⁶ | I/O | IOL, PD |
| X1D56 | X ₀ L1 ² _{out} | | | | | 32A ⁷ | I/O | IOL, PD |
| X1D57 | X ₀ L1 ³ _{out} | | | | | 32A ⁸ | I/O | IOL, PD |
| X1D58 | X ₀ L1 ⁴ _{out} | | | | | 32A ⁹ | I/O | IOL, PD |
| X1D61 | X ₀ L2 ⁴ _{in} | | | | | 32A ¹⁰ | I/O | IOL, PD |
| X1D62 | X ₀ L2 ³ _{in} | | | | | 32A ¹¹ | I/O | IOL, PD |
| X1D63 | X ₀ L2 ² _{in} | | | | | 32A ¹² | I/O | IOL, PD |
| X1D64 | X ₀ L2 ¹ _{in} | | | | | 32A ¹³ | I/O | IOL, PD |
| X1D65 | X ₀ L2 ⁰ _{in} | | | | | 32A ¹⁴ | I/O | IOL, PD |
| X1D66 | X ₀ L2 ⁰ _{out} | | | | | 32A ¹⁵ | I/O | IOL, PD |
| X1D67 | X ₀ L2 ¹ _{out} | | | | | 32A ¹⁶ | I/O | IOL, PD |
| X1D68 | X ₀ L2 ² _{out} | | | | | 32A ¹⁷ | I/O | IOL, PD |
| X1D69 | X ₀ L2 ³ _{out} | | | | | 32A ¹⁸ | I/O | IOL, PD |

(continued)



| Signal | Function | | Type | Properties |
|--------|-----------------|-------------------|------|------------|
| X1D70 | $X_0L2_{out}^4$ | 32A ¹⁹ | 1/0 | IOL, PD |

| System pins (3) | | | | | | | | | | |
|-----------------|---------------------|-------|-------------|--|--|--|--|--|--|--|
| Signal | Function | Type | Properties | | | | | | | |
| CLK | PLL reference clock | Input | IOL, PD, ST | | | | | | | |
| DEBUG_N | Multi-chip debug | I/O | IOL, PU | | | | | | | |
| MODE[1:0] | Boot mode select | Input | PU | | | | | | | |

| usb pins (5) | | | | | | | | | | |
|--------------|--------------------------------|------|------------|--|--|--|--|--|--|--|
| Signal | Function | Type | Properties | | | | | | | |
| USB_DM | USB Serial Data Inverted | I/O | | | | | | | | |
| USB_DP | USB Serial Data | I/O | | | | | | | | |
| USB_ID | USB Device ID (OTG) - Reserved | I/O | | | | | | | | |
| USB_RTUNE | USB resistor | I/O | | | | | | | | |
| USB_VBUS | USB Power Detect Pin | I/O | | | | | | | | |

5 Example Application Diagram




Figure 2: Simplified Reference Schematic

- ▶ see Section 10 for details on the USB PHY
- ▶ see Section 12 for details on the power supplies and PCB design

6 Product Overview

The XU210-512-FB236 is a powerful device that consists of two xCORE Tiles, each comprising a flexible logical processing cores with tightly integrated I/O and on-chip memory.

6.1 Logical cores

Each tile has up to 5 active logical cores, which issue instructions down a shared five-stage pipeline. Instructions from the active cores are issued round-robin. Each core is allocated a fifth of the processing cycles. Figure 3 shows the guaranteed core performance.

Figure 3: Logical core performance

| Speed grade | MIPS | Frequency | MIPS per logical core |
|----------------|-----------|-----------|--------------------------|
| 10 | 1000 MIPS | 500 MHz | 100 |

There is no way that the performance of a logical core can be reduced below these predicted levels (unless *priority threads* are used: in this case the guaranteed minimum performance is computed based on the number of priority threads as defined in the architecture manual).

The logical cores are triggered by events instead of interrupts and run to completion. A logical core can be paused to wait for an event.

6.2 xTIME scheduler

The xTIME scheduler handles the events generated by xCORE Tile resources, such as channel ends, timers and I/O pins. It ensures that all events are serviced and synchronized, without the need for an RTOS. Events that occur at the I/O pins are handled by the Hardware-Response ports and fed directly to the appropriate xCORE Tile. An xCORE Tile can also choose to wait for a specified time to elapse, or for data to become available on a channel.

Tasks do not need to be prioritised as each of them runs on their own logical xCORE. It is possible to share a set of low priority tasks on a single core using cooperative multitasking.

6.3 Hardware Response Ports

Hardware Response ports connect an xCORE tile to one or more physical pins and as such define the interface between hardware attached to the XU210-512-FB236, and the software running on it. A combination of 1 bit, 4 bit, 8 bit, 16 bit and 32 bit ports are available. All pins of a port provide either output or input. Signals in different directions cannot be mapped onto the same port.

The port logic can drive its pins high or low, or it can sample the value on its pins, optionally waiting for a particular condition. Ports are accessed using dedicated instructions that are executed in a single processor cycle. xCORE-200 IO pins can




Figure 4: Port block diagram

be used as *open collector* outputs, where signals are driven low if a zero is output, but left high impedance if a one is output. This option is set on a per-port basis.

Data is transferred between the pins and core using a FIFO that comprises a SERDES and transfer register, providing options for serialization and buffered data.

Each port has a 16-bit counter that can be used to control the time at which data is transferred between the port value and transfer register. The counter values can be obtained at any time to find out when data was obtained, or used to delay I/O until some time in the future. The port counter value is automatically saved as a timestamp, that can be used to provide precise control of response times.

The ports and xCONNECT links are multiplexed onto the physical pins. If an xConnect Link is enabled, the pins of the underlying ports are disabled. If a port is enabled, it overrules ports with higher widths that share the same pins. The pins on the wider port that are not shared remain available for use when the narrower port is enabled. Ports always operate at their specified width, even if they share pins with another port.

6.4 Clock blocks

xCORE devices include a set of programmable clocks called clock blocks that can be used to govern the rate at which ports execute. Each xCORE tile has six clock blocks: the first clock block provides the tile reference clock and runs at a default frequency of 100MHz; the remaining clock blocks can be set to run at different frequencies.

A clock block can use a 1-bit port as its clock source allowing external application clocks to be used to drive the input and output interfaces. xCORE-200 clock blocks optionally divide the clock input from a 1-bit port.




Figure 5: Clock block diagram

In many cases I/O signals are accompanied by strobing signals. The xCORE ports can input and interpret strobe (known as readyln and readyOut) signals generated by external sources, and ports can generate strobe signals to accompany output data.

On reset, each port is connected to clock block 0, which runs from the xCORE Tile reference clock.

6.5 Channels and Channel Ends

Logical cores communicate using point-to-point connections, formed between two channel ends. A channel-end is a resource on an xCORE tile, that is allocated by the program. Each channel-end has a unique system-wide identifier that comprises a unique number and their tile identifier. Data is transmitted to a channel-end by an output-instruction; and the other side executes an input-instruction. Data can be passed synchronously or asynchronously between the channel ends.

6.6 xCONNECT Switch and Links

XMOS devices provide a scalable architecture, where multiple xCORE devices can be connected together to form one system. Each xCORE device has an xCONNECT interconnect that provides a communication infrastructure for all tasks that run on the various xCORE tiles on the system.

The interconnect relies on a collection of switches and XMOS links. Each xCORE device has an on-chip switch that can set up circuits or route data. The switches are connected by xConnect Links. An XMOS link provides a physical connection between two switches. The switch has a routing algorithm that supports many different topologies, including lines, meshes, trees, and hypercubes.

The links operate in either 2 wires per direction or 5 wires per direction mode, depending on the amount of bandwidth required. Circuit switched, streaming and packet switched data can both be supported efficiently. Streams provide the fastest possible data rates between xCORE Tiles (up to 250 MBit/s), but each stream requires a single link to be reserved between switches on two tiles. All packet communications can be multiplexed onto a single link.




Figure 6: Switch, links and channel ends

Information on the supported routing topologies that can be used to connect multiple devices together can be found in the XS1-U Link Performance and Design Guide, X2999.

7 PLL

The PLL creates a high-speed clock that is used for the switch, tile, and reference clock. The PLL multiplication value is selected through the two MODE pins, and can be changed by software to speed up the tile or use less power. The MODE pins are set as shown in Figure 7:

Figure 7: PLL multiplier values and MODE pins

| Oscillator | MODE | | scillator MODE Tile Boot | | Tile Boot | PLL Ratio | PLL | setting | gs | |
|-------------|------|---|------------------------------|----|-----------|-----------|-----|---------|----|--|
| Frequency | 1 | 0 | Frequency | | OD | F | R | | | |
| 3.25-10 MHz | 0 | 0 | 130-400 MHz | 40 | 1 | 159 | 0 | | | |
| 9-25 MHz | 1 | 1 | 144-400 MHz | 16 | 1 | 63 | 0 | | | |
| 25-50 MHz | 1 | 0 | 167-400 MHz | 8 | 1 | 31 | 0 | | | |
| 50-100 MHz | 0 | 1 | 196-400 MHz | 4 | 1 | 15 | 0 | | | |

Figure 7 also lists the values of OD, F and R, which are the registers that define the ratio of the tile frequency to the oscillator frequency:

$$F_{core} = F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \times \frac{1}{OD+1}$$

OD, F and R must be chosen so that $0 \le R \le 63$, $0 \le F \le 4095$, $0 \le OD \le 7$, and $260MHz \le F_{osc} \times \frac{F+1}{2} \times \frac{1}{R+1} \le 1.3GHz$. The OD, F, and R values can be modified by writing to the digital node PLL configuration register.

The MODE pins must be held at a static value during and after deassertion of the system reset. If the USB PHY is used, then either a 24 MHz or 12 MHz oscillator must be used.

If a different tile frequency is required (eg, 500 MHz), then the PLL must be reprogrammed after boot to provide the required tile frequency. The XMOS tools perform this operation by default. Further details on configuring the clock can be found in the xCORE-200 Clock Frequency Control document.

8 Boot Procedure

The device is kept in reset by driving RST_N low. When in reset, all GPIO pins have a pull-down enabled. When the device is taken out of reset by releasing RST_N the processor starts its internal reset process. After 15-150 μ s (depending on the input clock) the processor boots.

The xCORE Tile boot procedure is illustrated in Figure 8. If bit 5 of the security register (see §9.1) is set, the device boots from OTP. To get a high value, a 3K3 pull-up resistor should be strapped onto the pin. To assure a low value, a pull-down resistor is required if other external devices are connected to this port.




Figure 8: Boot procedure

| X0D06 | X0D05 | X0D04 | Tile 0 boot | Enabled links | | | | | | |
|-------|-------|-------|---------------|--------------------------|-----------------------------|--|--|--|--|--|
| 0 | 0 | 0 | QSPI master | Channel end 0 | None | | | | | |
| 0 | 0 | 1 | SPI master | SPI master Channel end 0 | | | | | | |
| 0 | 1 | 0 | SPI slave | Channel end 0 | None | | | | | |
| 0 | 1 | 1 | SPI slave | None | | | | | | |
| 1 | 0 | 0 | Channel end 0 | Channel end 0 | XL0 (2w) | | | | | |
| 1 | 0 | 1 | Channel end 0 | Channel end 0 | XL4-XL7 (5w) | | | | | |
| 1 | 1 | 0 | Channel end 0 | Channel end 0 | XL1, XL2, XL5, and XL6 (5w) | | | | | |
| 1 | 1 | 1 | Channel end 0 | Channel end 0 | XL0-XL3 (5w) | | | | | |

Figure 9: Boot source pins The boot image has the following format:

- ▶ A 32-bit program size s in words.
- ▶ Program consisting of $s \times 4$ bytes.
- ➤ A 32-bit CRC, or the value 0x0D15AB1E to indicate that no CRC check should be performed.

The program size and CRC are stored least significant byte first. The program is loaded into the lowest memory address of RAM, and the program is started from that address. The CRC is calculated over the byte stream represented by the program size and the program itself. The polynomial used is 0xEDB88320 (IEEE 802.3); the CRC register is initialized with 0xFFFFFFFF and the residue is inverted to produce the CRC.

8.1 Boot from QSPI master

If set to boot from QSPI master, the processor enables the six pins specified in Figure 10, and drives the SPI clock at 50 MHz (assuming a 400 MHz core clock). A READ command is issued with a 24-bit address 0×000000 . The clock polarity and phase are 0 / 0.

Figure 10: QSPI pins

| Pin | Signal | Description |
|------------|--------|--------------|
| X0D01 | SS | Slave Select |
| X0D04X0D07 | SPIO | Data |
| X0D10 | SCLK | Clock |

The xCORE Tile expects each byte to be transferred with the *least-significant nibble first*. Programmers who write bytes into an QSPI interface using the most significant nibble first may have to reverse the nibbles in each byte of the image stored in the QSPI device.

The pins used for QSPI boot are hardcoded in the boot ROM and cannot be changed. If required, an QSPI boot program can be burned into OTP that uses different pins.

8.2 Boot from SPI master

If set to boot from SPI master, the processor enables the four pins specified in Figure 11, and drives the SPI clock at 2.5 MHz (assuming a 400 MHz core clock). A READ command is issued with a 24-bit address 0x000000. The clock polarity and phase are 0 / 0.

Figure 11: SPI master pins

| Pin | Signal | Description |
|-------|--------|----------------------------|
| X0D00 | MISO | Master In Slave Out (Data) |
| X0D01 | SS | Slave Select |
| X0D10 | SCLK | Clock |
| X0D11 | MOSI | Master Out Slave In (Data) |

The xCORE Tile expects each byte to be transferred with the *least-significant bit first*. Programmers who write bytes into an SPI interface using the most significant bit first may have to reverse the bits in each byte of the image stored in the SPI device.

If a large boot image is to be read in, it is faster to first load a small boot-loader that reads the large image using a faster SPI clock, for example 50 MHz or as fast as the flash device supports.

The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. If required, an SPI boot program can be burned into OTP that uses different pins.

8.3 Boot from SPI slave

If set to boot from SPI slave, the processor enables the three pins specified in Figure 12 and expects a boot image to be clocked in. The supported clock polarity and phase are 0/0 and 1/1.

| | Figure | e 12: |
|-----|--------|-------|
| SPI | slave | pins |

| Pin | Signal | Description |
|-------|--------|----------------------------|
| X0D00 | SS | Slave Select |
| X0D10 | SCLK | Clock |
| X0D11 | MOSI | Master Out Slave In (Data) |

The xCORE Tile expects each byte to be transferred with the *least-significant bit first*. The pins used for SPI boot are hardcoded in the boot ROM and cannot be changed. If required, an SPI boot program can be burned into OTP that uses different pins.

8.4 Boot from xConnect Link

If set to boot from an xConnect Link, the processor enables its link(s) around 2 us after the boot process starts. Enabling the Link switches off the pull-down resistors on the link, drives all the TX wires low (the initial state for the Link), and monitors the RX pins for boot-traffic; they must be low at this stage. If the internal pull-down is too weak to drain any residual charge, external pull-downs of 10K may be required on those pins.

The boot-rom on the core will then:

- 1. Allocate channel-end 0.
- 2. Input a word on channel-end 0. It will use this word as a channel to acknowledge the boot. Provide the null-channel-end 0x0000FF02 if no acknowledgment is required.
- 3. Input the boot image specified above, including the CRC.
- 4. Input an END control token.
- 5. Output an END control token to the channel-end received in step 2.

- 6. Free channel-end 0.
- 7. Jump to the loaded code.

8.5 Root from OTP

If an xCORE tile is set to use secure boot (see Figure 8), the boot image is read from address 0 of the OTP memory in the tile's security module.

This feature can be used to implement a secure bootloader which loads an encrypted image from external flash, decrypts and CRC checks it with the processor, and discontinues the boot process if the decryption or CRC check fails. XMOS provides a default secure bootloader that can be written to the OTP along with secret decryption keys.

Each tile has its own individual OTP memory, and hence some tiles can be booted from OTP while others are booted from SPI or the channel interface. This enables systems to be partially programmed, dedicating one or more tiles to perform a particular function, leaving the other tiles user-programmable.

8.6 Security register

The security register enables security features on the xCORE tile. The features shown in Figure 13 provide a strong level of protection and are sufficient for providing strong IP security.

9 Memory

9.1 OTP

Each xCORE Tile integrates 8 KB one-time programmable (OTP) memory along with a security register that configures system wide security features. The OTP holds data in four sectors each containing 512 rows of 32 bits which can be used to implement secure bootloaders and store encryption keys. Data for the security register is loaded from the OTP on power up. All additional data in OTP is copied from the OTP to SRAM and executed first on the processor.

The OTP memory is programmed using three special I/O ports: the OTP address port is a 16-bit port with resource ID 0x100200, the OTP data is written via a 32-bit port with resource ID 0x200100, and the OTP control is on a 16-bit port with ID 0x100300. Programming is performed through libotp and xburn.

9.2 SRAM

Each xCORE Tile integrates a single 256KBSRAM bank for both instructions and data. All internal memory is 32 bits wide, and instructions are either 16-bit or 32-bit. Byte (8-bit), half-word (16-bit) or word (32-bit) accesses are supported and are executed within one tile clock cycle. There is no dedicated external memory

| Feature | Bit | Description |
|----------------------|------|--|
| Disable JTAG | 0 | The JTAG interface is disabled, making it impossible for the tile state or memory content to be accessed via the JTAG interface. |
| Disable Link access | 1 | Other tiles are forbidden access to the processor state via the system switch. Disabling both JTAG and Link access transforms an xCORE Tile into a "secure island" with other tiles free for non-secure user application code. |
| Secure Boot | 5 | The xCORE Tile is forced to boot from address 0 of the OTP, allowing the xCORE Tile boot ROM to be bypassed (see §8). |
| Redundant rows | 7 | Enables redundant rows in OTP. |
| Sector Lock 0 | 8 | Disable programming of OTP sector 0. |
| Sector Lock 1 | 9 | Disable programming of OTP sector 1. |
| Sector Lock 2 | 10 | Disable programming of OTP sector 2. |
| Sector Lock 3 | 11 | Disable programming of OTP sector 3. |
| OTP Master Lock | 12 | Disable OTP programming completely: disables updates to all sectors and security register. |
| Disable JTAG-OTP | 13 | Disable all (read & write) access from the JTAG interface to this OTP. |
| Disable Global Debug | 14 | Disables access to the DEBUG_N pin. |
| | 2115 | General purpose software accessable security register available to end-users. |
| | 3122 | General purpose user programmable JTAG UserID code extension. |

Figure 13: Security register features

interface, although data memory can be expanded through appropriate use of the ports.

10 USB PHY

The USB PHY provides High-Speed and Full-Speed, device, host, and on-the-go functionality. The PHY is configured through a set of peripheral registers (Appendix F), and data is communicated through ports on the digital node. A library, XUD, is provided to implement *USB-device* functionality.

The USB PHY is connected to the ports on Tile 0 and Tile 1 as shown in Figure 14. When the USB PHY is enabled on Tile 0, the ports shown can on Tile 0 only be used with the USB PHY. When the USB PHY is enabled on Tile 1, then the ports shown can on Tile 1 only be used with the USB PHY. All other IO pins and ports are unaffected. The USB PHY should not be enabled on both tiles. Two clock blocks can be used to clock the USB ports. One clock block for the TXDATA path, and one clock block for the RXDATA path. Details on how to connect those ports are documented in an application note on USB for xCORE-200.




Figure 14: Bus powered USB-device

An external resistor of 43.2 ohm (1% tolerance) should connect USB_RTUNE to ground, as close as possible to the device.

10.1 USB VBUS

USB_VBUS need not be connected if the device is wholly powered by USB, and the device is used to implement a *USB-device*.

If you use the USB PHY to design a self-powered *USB-device*, then the device must be able detect the presence of VBus on the USB connector (so the device can disconnect its pull-up resistors from D+/D- to ensure the device does not have any voltage on the D+/D- pins when VBus is not present, "USB Back Voltage Test"). This requires USB_VBUS to be connected to the VBUS pin of the USB connector as is shown in Figure 15.




Figure 15: Self powered USB-device

When connecting a USB cable to the device it is possible an overvoltage transient will be present on VBus due to the inductance of the USB cable combined with the required input capacitor on VBus. The circuit in Figure 15 ensures that the transient does not damage the device. The 10k series resistor and 0.1uF capacitor ensure than any input transient is filtered and does not reach the device. The 47k resistor to ground is a bleeder resistor to discharge the input capacitor when VBus is not present. The 1-10uF input capacitor is required as part of the USB specification. A typical value would be 2.2uF to ensure the 1uF minimum requirement is met even under voltage bias conditions.

In any case, extra components (such as a ferrite bead and diodes) may be required for EMC compliance and ESD protection. Different wiring is required for USB-host and USB-OTG.

10.2 Logical Core Requirements

The XMOS XUD software component runs in a single logical core with endpoint and application cores communicating with it via a combination of channel communication and shared memory variables.

Each IN (host requests data from device) or OUT (data transferred from host to device) endpoint requires one logical core.

11 JTAG

The JTAG module can be used for loading programs, boundary scan testing, incircuit source-level debugging and programming the OTP memory.




Figure 16: JTAG chain structure

The JTAG chain structure is illustrated in Figure 16. It comprises a single 1149.1 compliant TAP that can be used for boundary scan of the I/O pins. It has a 4-bit IR and 32-bit DR. It also provides access to a chip TAP that in turn can access the xCORE Tile for loading code and debugging.

The TRST_N pin must be asserted low during and after power up for 100 ns. If JTAG is not required, the TRST_N pin can be tied to ground to hold the JTAG module in reset.

The DEBUG_N pin is used to synchronize the debugging of multiple xCORE Tiles. This pin can operate in both output and input mode. In output mode and when configured to do so, DEBUG_N is driven low by the device when the processor hits a debug break point. Prior to this point the pin will be tri-stated. In input mode and when configured to do so, driving this pin low will put the xCORE Tile into debug mode. Software can set the behavior of the xCORE Tile based on this pin. This pin should have an external pull up of $4K7-47K\,\Omega$ or left not connected in single core applications.

The JTAG device identification register can be read by using the IDCODE instruction. Its contents are specified in Figure 17.

Figure 17: IDCODE return value

| | Bit31 Device Identification Register | | | | | | | | | | | | | er | | | | | Bit0 | | | | | | | | | | | | | |
|---------|--------------------------------------|---|---|---|---|---|---|---|---|-------------|---|---|---|----|---|---|---|---|------|---|-----------------------|---|---|---|---|---|---|---|---|---|---|---|
| Version | | | | | | | | | | Part Number | | | | | | | | | | | Manufacturer Identity | | | | | | | | | | | 1 |
| Ī | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| | 0 | | | | 0 | | | | 0 | | | 0 | | | 6 | | | 6 | | | | 3 | | | | 3 | | | | | | |

The JTAG usercode register can be read by using the USERCODE instruction. Its contents are specified in Figure 18. The OTP User ID field is read from bits [22:31] of the security register on xCORE Tile 0, see §9.1 (all zero on unprogrammed devices).

Figure 18: USERCODE return value

| Bit31 Usercode Register | | | | | | | | | | | | | | | | Bit0 | | | | | | | | | | | | | | | | |
|-------------------------|---|---|---|-----|---|---|---|---|---|---|---|-----|-----|---|------------------|------|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| OTP User ID | | | | | | | | | | | | Unu | sed | | Silicon Revision | | | | | | | | | | | | | | | | | |
| 0 |) | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | | | | 0 (| | | | | 0 | | | | 2 | | | 8 | 3 | | 0 | | | | 0 | | | | 0 | | | | | |

12 Board Integration

The device has the following power supply pins:

- ▶ VDD pins for the xCORE Tile, including a USB_VDD pin that powers the USB PHY
- ▶ VDDIO pins for the I/O lines. Separate I/O supplies are provided for the left, top, and right side of the package; different I/O voltages may be supplied on those. The signal description (Section 4) specifies which I/O is powered from which power-supply
- PLL_AVDD pins for the PLL
- ▶ OTP_VCC pins for the OTP
- ▶ A USB_VDD33 pin for the analogue supply to the USB-PHY

Several pins of each type are provided to minimize the effect of inductance within the package, all of which must be connected. The power supplies must be brought up monotonically and input voltages must not exceed specification at any time.

The VDD supply must ramp from 0 V to its final value within 10 ms to ensure correct startup.

The VDDIO and OTP_VCC supply must ramp to its final value before VDD reaches 0.4 V.

The PLL_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for example, a $4.7\,\Omega$ resistor and $100\,\text{nF}$ multi-layer ceramic capacitor) is recommended on this pin.

The following ground pins are provided:

- PLL_AGND for PLL_AVDD
- GND for all other supplies

All ground pins must be connected directly to the board ground.

The VDD and VDDIO supplies should be decoupled close to the chip by several 100 nF low inductance multi-layer ceramic capacitors between the supplies and GND (for example, 100nF 0402 for every other supply pin). The ground side of the decoupling capacitors should have as short a path back to the GND pins as possible. A bulk decoupling capacitor of at least 10 uF should be placed on each of these supplies.

RST_N is an active-low asynchronous-assertion global reset signal. Following a reset, the PLL re-establishes lock after which the device boots up according to the boot mode (*see* §8). RST_N and must be asserted low during and after power up for 100 ns.

12.1 USB connections

USB_VBUS should be connected to the VBUS pin of the USB connector. A 2.2 uF capacitor to ground is required on the VBUS pin. A ferrite bead may be used to reduce HF noise.

For self-powered systems, a bleeder resistor may be required to stop VBUS from floating when no USB cable is attached.

USB_DP and USB_DN should be connected to the USB connector. USB_ID does not need to be connected.

12.2 USB signal routing and placement

The USB_DP and USB_DN lines are the positive and negative data polarities of a high speed USB signal respectively. Their high-speed differential nature implies that they must be coupled and properly isolated. The board design must ensure that the board traces for USB_DP and USB_DN are tightly matched. In addition, according to the USB 2.0 specification, the USB_DP and USB_DN differential impedance must be $90~\Omega$.

Figure 19:
USB trace
separation
showing a
low speed
signal, two
differential
pairs and a
high-speed
clock

