



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## RX113 Group

Renesas MCUs

R01DS0216EJ0110  
Rev.1.10  
Mar 31, 2016

32 MHz, 32-bit RX MCUs, 50 DMIPS, up to 512 Kbytes of flash memory,  
USB 2.0 full-speed host/function/OTG, up to 12 comms channels, serial sound interface,  
LCD controller/driver, capacitive touch sensing unit, 12-bit A/D, 12-bit D/A, RTC

## Features

### ■ 32-bit RX CPU core

- 32 MHz maximum operating frequency  
Capable of 50 DMIPS when operating at 32 MHz
- Accumulator handles 64-bit results (for a single instruction) from 32-bit  $\times$  32-bit operations
- Multiplication and division unit handles 32-bit  $\times$  32-bit operations (multiplication instructions take one CPU clock cycle)
- Fast interrupt
- CISC Harvard architecture with five-stage pipeline
- Variable-length instruction format, ultra-compact code
- On-chip debugging circuit

### ■ Low power consumption functions

- Operation from a single 1.8 to 3.6 V supply
- Three low power consumption modes
- Low power timer (LPT) that operates during the software standby state
- Supply current  
High-speed operating mode: 0.11 mA/MHz  
Software standby mode: 0.44  $\mu$ A
- Recovery time from software standby mode: 4.8  $\mu$ s

### ■ On-chip flash memory for code, no wait states

- Operation at 32 MHz, read cycle of 31.25 ns
- No wait states for reading at full CPU speed
- 128 to 512 Kbyte capacities
- Programmable at 1.8 V
- For instructions and operands

### ■ On-chip data flash memory

- 8 Kbytes
- 1,000,000 Erase/Write cycles (typ.)
- BGO (Background Operation)

### ■ On-chip SRAM, no wait states

- 32 and 64 Kbyte capacities

### ■ Data transfer controller (DTC)

- Four transfer modes
- Transfer can be set for each interrupt source.

### ■ Event link controller (ELC)

- Module operation can be initiated by event signals without going through interrupts.
- Link operation between modules is possible while the CPU is sleeping.

### ■ Reset and power supply voltage management

- Six types including Power-On Reset (POR)
- Low voltage detection (LVD) with voltage settings

### ■ Clock functions

- External clock input frequency: Up to 20 MHz
- Main clock oscillator frequency: 1 to 20 MHz
- Sub-clock oscillator frequency: 32.768 kHz
- PLL circuit input: 4 to 8 MHz
- Low-speed on-chip oscillator: 4 MHz
- High-speed on-chip oscillator: 32 MHz  $\pm 1\%$  (-20 to 85°C)
- USB-dedicated PLL circuit: 6 and 8 MHz
- IWDT-dedicated on-chip oscillator: 15 kHz
- Generate a dedicated 32.768-kHz clock for the RTC
- On-chip clock frequency accuracy measurement circuit (CAC)

### ■ Realtime clock (RTC)


- 30-second, leap year, and error adjustment functions
- Calendar count mode or binary count mode selectable
- Capable of initiating exit from software standby mode

### ■ Independent watchdog timer (IWDT)

- 15-kHz on-chip oscillator produces a dedicated clock signal to drive IWDT operation.

### ■ On-chip functions for IEC 60730 compliance

- Clock frequency accuracy measurement circuit, IWDT, functions to assist in RAM testing, etc.



### ■ Up to 12 channels for communication

- USB: USB 2.0 host/function/On-The-Go (OTG) (one channel), full-speed = 12 Mbps, low-speed = 1.5 Mbps, isochronous transfer, and BC (Battery Charger) supported
- SCI: Asynchronous mode, clock synchronous mode, smart card interface (up to eight channels)
- IrDA interface (one channel, in cooperation with SCI5)
- I<sup>2</sup>C bus interface: Transfer at up to 400 kbps, capable of SMBus operation (one channel)
- RSPI: Up to 16 Mbps (one channel)
- Serial sound interface (SSI) (one channel)

### ■ Up to 14 extended-function timers

- 16-bit MTU: Input capture/output compare, complementary PWM output, phase counting mode (six channels)
- 8-bit TMR (four channels)
- 16-bit CMT (four channels)

### ■ LCD controller/driver

- Segment signal output  $\times$  common signal output:  
40  $\times$  4, 36  $\times$  8
- On-chip voltage boost circuit, contrast adjustment, and 5-V panel supported
- Blinking function

### ■ 12-bit A/D converter

- Up to 17 channels
- 1.0  $\mu$ s minimum conversion speed
- Double trigger (data duplication) function for motor control

### ■ 12-bit D/A converter

- Two channels

### ■ Comparator B

- Two channels

### ■ Capacitive touch sensing unit (CTSU)

- Detection pins: 12 channels (for 100 pins only)
- High-sensitive electrostatic capacitance detection using self-capacitance and mutual capacitance methods
- On-chip noise canceller that enables high tolerance to disturbance noise
- Also supports a mutual capacitance method that allows touch channels to be increased with low pin counts

### ■ Temperature sensor

### ■ General I/O ports

- 5-V tolerant, open drain, input pull-up

### ■ Multi-function pin controller (MPC)

- Multiple I/O pins can be selected for peripheral functions.

### ■ Unique ID

- 32-byte ID code for the MCU

### ■ Operating temperature range

- -40 to +85°C
- -40 to +105°C

## 1. Overview

### 1.1 Outline of Specifications

Table 1.1 lists the specifications, and Table 1.2 gives a comparison of the functions of the products in different packages.

Table 1.1 is for products with the greatest number of functions, so the number of peripheral modules and channels will differ in accordance with the package type. For details, see Table 1.2, Comparison of Functions for Different Packages.

**Table 1.1 Outline of Specifications (1/3)**

Classification	Module/Function	Description
CPU	CPU	<ul style="list-style-type: none"> <li>• Maximum operating frequency: 32 MHz</li> <li>• 32-bit RX CPU</li> <li>• Minimum instruction execution time: One instruction per clock cycle</li> <li>• Address space: 4-Gbyte linear</li> <li>• Register set           <ul style="list-style-type: none"> <li>General purpose: Sixteen 32-bit registers</li> <li>Control: Eight 32-bit registers</li> <li>Accumulator: One 64-bit register</li> </ul> </li> <li>• Basic instructions: 73</li> <li>• DSP instructions: 9</li> <li>• Addressing modes: 10</li> <li>• Data arrangement           <ul style="list-style-type: none"> <li>Instructions: Little endian</li> <li>Data: Selectable as little endian or big endian</li> </ul> </li> <li>• On-chip 32-bit multiplier: 32-bit × 32-bit → 64-bit</li> <li>• On-chip divider: 32-bit ÷ 32-bit → 32 bits</li> <li>• Barrel shifter: 32 bits</li> </ul>
Memory	ROM	<ul style="list-style-type: none"> <li>• Capacity: 128 K /256 K /384 K /512 Kbytes</li> <li>• 32 MHz, no-wait memory access</li> <li>• Programming/erasing method:           <ul style="list-style-type: none"> <li>Serial programming (asynchronous serial communication/USB communication), self-programming</li> </ul> </li> </ul>
	RAM	<ul style="list-style-type: none"> <li>• Capacity: 32 K /64 Kbytes</li> <li>• 32 MHz, no-wait memory access</li> </ul>
	E2 DataFlash	<ul style="list-style-type: none"> <li>• Capacity: 8 Kbytes</li> <li>• Number of erase/write cycles: 1,000,000 (typ)</li> </ul>
MCU operating mode		Single-chip mode
Clock	Clock generation circuit	<ul style="list-style-type: none"> <li>• Main clock oscillator, sub-clock oscillator, low-speed on-chip oscillator, high-speed on-chip oscillator, PLL frequency synthesizer, USB-dedicated PLL frequency synthesizer, and IWDT-dedicated on-chip oscillator</li> <li>• Oscillation stop detection: Available</li> <li>• Clock frequency accuracy measurement circuit (CAC)</li> <li>• Independent settings for the system clock (ICLK), peripheral module clock (PCLK), and FlashIF clock (FCLK)           <ul style="list-style-type: none"> <li>The CPU and system sections such as other bus masters run in synchronization with the system clock (ICLK): 32 MHz (at max.)</li> <li>Peripheral modules run in synchronization with the PCLK: 32 MHz (at max.)</li> <li>The flash peripheral circuit runs in synchronization with the FCLK: 32 MHz (at max.)</li> </ul> </li> <li>• The ICLK frequency can only be set to FCLK, PCLKB, or PCLKD multiplied by n (n: 1, 2, 4, 8, 16, 32, 64).</li> </ul>
Resets		RES# pin reset, power-on reset, voltage monitoring reset, independent watchdog timer reset, and software reset
Voltage detection	Voltage detection circuit (LVDAa)	<ul style="list-style-type: none"> <li>• When the voltage on VCC falls below the voltage detection level, an internal reset or internal interrupt is generated.</li> </ul> <p>Voltage detection circuit 1 is capable of selecting the detection voltage from 10 levels Voltage detection circuit 2 is capable of selecting the detection voltage from 4 levels</p>
Low power consumption	Low power consumption functions	<ul style="list-style-type: none"> <li>• Module stop function</li> <li>• Three low power consumption modes           <ul style="list-style-type: none"> <li>Sleep mode, deep sleep mode, and software standby mode</li> </ul> </li> </ul>
	Function for lower operating power consumption	<ul style="list-style-type: none"> <li>• Operating power control modes           <ul style="list-style-type: none"> <li>High-speed operating mode, middle-speed operating mode, and low-speed operating mode</li> </ul> </li> </ul>
Interrupt	Interrupt controller (ICUb)	<ul style="list-style-type: none"> <li>• Interrupt vectors: 120</li> <li>• External interrupts: 9 (NMI, IRQ0 to IRQ7 pins)</li> <li>• Non-maskable interrupts: 4 (NMI pin, voltage monitoring 1 interrupt, voltage monitoring 2 interrupt, and IWDT interrupt)</li> <li>• 16 levels specifiable for the order of priority</li> </ul>

**Table 1.1 Outline of Specifications (2/3)**

Classification	Module/Function	Description
DMA	Data transfer controller (DTCa)	<ul style="list-style-type: none"> <li>Transfer modes: Normal transfer, repeat transfer, and block transfer</li> <li>Activation sources: Interrupts</li> <li>Chain transfer function</li> </ul>
I/O ports	General I/O ports	<ul style="list-style-type: none"> <li>100-pin /64-pin</li> <li>I/O: 82/46</li> <li>Input: 2/2</li> <li>Pull-up resistors: 69/38</li> <li>Open-drain outputs: 61/34</li> <li>5-V tolerance: 4/4</li> </ul>
Event link controller (ELC)		<ul style="list-style-type: none"> <li>Event signals of 44 types can be directly connected to the module</li> <li>Operations of timer modules are selectable at event input</li> <li>Capable of event link operation for port B</li> </ul>
Multi-function pin controller (MPC)		Capable of selecting the input/output function from multiple pins
Timers	Multi-function timer pulse unit 2 (MTU2a)	<ul style="list-style-type: none"> <li>(16 bits × 6 channels) × 1 unit</li> <li>Time bases for the six 16-bit timer channels can be provided via up to 16 pulse-input/output lines and three pulse-input lines</li> <li>Select from among eight or seven counter-input clock signals for each channel (PCLK1, PCLK4, PCLK16, PCLK64, PCLK/256, PCLK/1024, MTCLKA, MTCLKB, MTCLKC, MTCLKD) other than channel 5, for which only four signals are available.</li> <li>Input capture function</li> <li>21 output compare/input capture registers</li> <li>Pulse output mode</li> <li>Complementary PWM output mode</li> <li>Reset synchronous PWM mode</li> <li>Phase-counting mode</li> <li>Capable of generating conversion start triggers for the A/D converter</li> </ul>
	Port output enable 2 (POE2a)	Controls the high-impedance state of the MTU's waveform output pins
	Compare match timer (CMT)	<ul style="list-style-type: none"> <li>(16 bits × 2 channels) × 2 units</li> <li>Select from among four clock signals (PCLK8, PCLK/32, PCLK/128, PCLK/512)</li> </ul>
	Independent watchdog timer (IWDTa)	<ul style="list-style-type: none"> <li>14 bits × 1 channel</li> <li>Count clock: Dedicated low-speed on-chip oscillator for the IWDT Frequency divided by 1, 16, 32, 64, 128, or 256</li> </ul>
	Realtime clock (RTCA)	<ul style="list-style-type: none"> <li>Clock source: Sub-clock</li> <li>Calendar count mode or binary count mode selectable</li> <li>Interrupts: Alarm interrupt, periodic interrupt, and carry interrupt</li> </ul>
	Low power timer (LPT)	<ul style="list-style-type: none"> <li>16 bits × 1 channel</li> <li>Clock source: Sub-clock, Dedicated low-speed on-chip oscillator for the IWDT Frequency divided by 2, 4, 8, 16, or 32</li> </ul>
	8-bit timer (TMR)	<ul style="list-style-type: none"> <li>(8 bits × 2 channels) × 2 units</li> <li>Seven internal clocks (PCLK1, PCLK2, PCLK/8, PCLK/32, PCLK/64, PCLK/1024, and PCLK/8192) and an external clock can be selected</li> <li>Pulse output and PWM output with any duty cycle are available</li> <li>Two channels can be cascaded and used as a 16-bit timer</li> </ul>
Communication functions	Serial communications interfaces (PCIe, SCIf)	<ul style="list-style-type: none"> <li>8 channels (channel 0, 1, 2, 5, 6, 8, and 9: PCIe, channel 12: SCIf)</li> <li>Serial communications modes: Asynchronous, clock synchronous, and smart card interface</li> <li>On-chip baud rate generator allows selection of the desired bit rate</li> <li>Choice of LSB-first or MSB-first transfer</li> <li>Average transfer rate clock can be input from MTU2 timers</li> <li>Simple I2C</li> <li>Simple SPI</li> <li>Master/slave mode supported (SCIf only)</li> <li>Start frame and information frame are included (SCIf only)</li> <li>Start-bit detection in asynchronous mode: Low level or falling edge is selectable</li> </ul>
	IrDA interface (IRDA)	<ul style="list-style-type: none"> <li>1 channel (SCI5 used)</li> <li>Supports encoding/decoding of waveforms conforming to IrDA standard 1.0</li> </ul>
	I2C bus interface (RIIC)	<ul style="list-style-type: none"> <li>1 channel</li> <li>Communications formats: I<sup>2</sup>C bus format/SMBus format</li> <li>Master mode or slave mode selectable</li> <li>Supports fast mode</li> </ul>

**Table 1.1 Outline of Specifications (3/3)**

Classification	Module/Function	Description
Communication functions	Serial peripheral interface (RSPi)	<ul style="list-style-type: none"> <li>• 1 channel</li> <li>• Transfer facility</li> </ul> <p>Using the MOSI (master out, slave in), MISO (master in, slave out), SSL (slave select), and RSPi-clock (RSPCK) signals enables serial transfer through SPI operation (four lines) or clock-synchronous operation (three lines)</p> <ul style="list-style-type: none"> <li>• Capable of handling serial transfer as a master or slave</li> <li>• Data formats</li> <li>• Choice of LSB-first or MSB-first transfer</li> </ul> <p>The number of bits in each transfer can be changed to 8, 9, 10, 11, 12, 13, 14, 15, 16, 20, 24, or 32 bits.</p> <p>128-bit buffers for transmission and reception</p> <p>Up to four frames can be transmitted or received in a single transfer operation (with each frame having up to 32 bits)</p> <ul style="list-style-type: none"> <li>• Double buffers for both transmission and reception</li> </ul>
USB 2.0 host/function module (USBc)		<ul style="list-style-type: none"> <li>• USB Device Controller (UDC) and transceiver for USB 2.0 are incorporated.</li> <li>• Host/function module: 1 port</li> <li>• Compliant with USB version 2.0</li> <li>• Transfer speed: Full-speed (12 Mbps), low-speed (1.5 Mbps)</li> <li>• OTG (ON-The-Go) is supported.</li> <li>• Isochronous transfer is supported.</li> <li>• BC (Battery Charger) is supported.</li> </ul>
Serial Sound Interface (SSI)		<ul style="list-style-type: none"> <li>• 1 channel</li> <li>• Capable of duplex communications</li> <li>• Various serial audio formats supported</li> <li>• Master/slave function supported</li> <li>• Programmable word clock or bit clock generation function</li> <li>• 8/16/18/20/22/24/32-bit data formats supported</li> <li>• On-chip 8-stage FIFO for transmission/reception</li> <li>• Supports WS continue mode in which the SSIWS signal is not stopped.</li> </ul>
LCD controller/driver (LCDc)		<ul style="list-style-type: none"> <li>• Internal voltage boosting method, capacitor split method, and external resistance division method are switchable.</li> <li>• Segment signal output × common signal output: 40 × 4, 36 × 8</li> </ul>
12-bit A/D converter (S12ADb)		<ul style="list-style-type: none"> <li>• 1 unit (1 unit × 17 channels)</li> <li>• 12-bit resolution</li> <li>• Minimum conversion time: 1.0 µs per channel when the ADCLK is operating at 32 MHz</li> <li>• Operating modes <ul style="list-style-type: none"> <li>Scan mode (single scan mode, continuous scan mode, and group scan mode)</li> <li>Double trigger mode (duplication of A/D conversion data)</li> </ul> </li> <li>• A/D conversion start conditions <ul style="list-style-type: none"> <li>A software trigger, a trigger from a timer (MTU), an external trigger signal, or ELC</li> </ul> </li> </ul>
Temperature sensor (TEMPSA)		<ul style="list-style-type: none"> <li>• 1 channel</li> <li>• The voltage of the temperature is converted into a digital value by the 12-bit A/D converter.</li> </ul>
12-bit D/A converter (R12DAA)		<ul style="list-style-type: none"> <li>• 2 channels</li> <li>• 12-bit resolution</li> <li>• Output voltage: 0.35 to AVCC - 0.47 V</li> </ul>
CRC calculator (CRC)		<ul style="list-style-type: none"> <li>• CRC code generation for arbitrary amounts of data in 8-bit units</li> <li>• Select any of three generating polynomials: <math>X^8 + X^2 + X + 1</math>, <math>X^{16} + X^{15} + X^2 + 1</math>, or <math>X^{16} + X^{12} + X^5 + 1</math></li> <li>• Generation of CRC codes for use with LSB-first or MSB-first communications is selectable.</li> </ul>
Comparator B (CMPBa)		<ul style="list-style-type: none"> <li>• 2 channels</li> <li>• Function to compare the reference voltage and the analog input voltage</li> <li>• Window comparator operation or standard comparator operation is selectable</li> </ul>
Capacitive touch sensing unit (CTSU)		Detection pin: 12 channels (for 100 pins only)
Data operation circuit (DOC)		Comparison, addition, and subtraction of 16-bit data
Unique ID		32-byte ID code for the MCU
Power supply voltages/Operating frequencies		VCC = 1.8 to 2.4 V: 8 MHz, VCC = 2.4 to 2.7 V: 16 MHz, VCC = 2.7 to 3.6 V: 32 MHz
Supply current		3.6 mA at 32 MHz (typ.)
Operating temperature range		D version: -40 to +85°C, G version: -40 to +105°C
Packages		100-pin LFQFP (PLQP0100KB-A) 14 × 14 mm, 0.50 mm pitch 100-pin TFLGA (PTLG0100JA-A) 7 × 7 mm, 0.65 mm pitch 64-pin LFQFP (PLQP0064KB-A) 10 × 10 mm, 0.50 mm pitch
On-chip debugging system		E1 emulator (FINE interface)

**Table 1.2 Comparison of Functions for Different Packages**

Module/Functions		RX113 Group	
		100 Pins	64 Pins
Interrupts	External interrupts	NMI, IRQ0 to IRQ7	
DMA	Data transfer controller	Supported	
Timers	Multi-function timer pulse unit 2	6 channels (MTU0 to MTU5)	
	Port output enable 2	Supported	
	Compare match timer	2 channels × 2 units	
	Realtime clock	Supported	
	Low power timer	1 channel	
	8-bit timer	2 channels × 2 units	
	Independent watchdog timer	Supported	
Communication functions	Serial communications interfaces (SClē) [simple I <sup>2</sup> C, simple SPI]	7 channels (SCI0, 1, 2, 5, 6, 8, 9)	5 channels (SCI1, 5, 6, 8, 9)
	IrDA interface	1 channel (SCI5)	
	Serial communications interface (SCIf) [simple I <sup>2</sup> C, simple SPI]	1 channel (SCI12)	
	I <sup>2</sup> C bus interface	1 channel	
	Serial peripheral interface	1 channel	
	USB 2.0 host/function module (USBc)	1 channel	
	Serial sound interface	1 channel	
12-bit A/D converter (including high-precision channels)		17 channels (9 channels)	11 channels (3 channels)
Temperature sensor		Supported	
Comparator B		2 channels	
12-bit D/A converter		2 channels	
CRC calculator		Supported	
Event link controller		Supported	
Capacitive touch sensing unit		12 channels	Not supported
LCD		40 SEG × 4 COM 36 SEG × 8 COM	20 SEG × 4 COM 16 SEG × 8 COM
Packages		100-pin LFQFP 100-pin TFLGA	64-pin LFQFP

## 1.2 List of Products

Table 1.3 is a list of products, and Figure 1.1 shows how to read the product part no., memory capacity, and package type.

**Table 1.3 List of Products**

Group	Part No.	Orderable Part No.	Package	ROM Capacity	RAM Capacity	E2 DataFlash	Maximum Operating Frequency	Operating Temperature							
RX113	R5F51138ADFP	R5F51138ADFP#3A	PLQP0100KB-A	512 Kbytes	64 Kbytes	8 Kbytes	32MHz	-40 to +85°C							
	R5F51138ADFM	R5F51138ADFM#3A	PLQP0064KB-A												
	R5F51138ADLJ	R5F51138ADLJ#2A	PTLG0100JA-A												
	R5F51137ADFP	R5F51137ADFP#3A	PLQP0100KB-A	384 Kbytes											
	R5F51137ADFM	R5F51137ADFM#3A	PLQP0064KB-A												
	R5F51137ADLJ	R5F51137ADLJ#2A	PTLG0100JA-A												
	R5F51136ADFP	R5F51136ADFP#3A	PLQP0100KB-A	256 Kbytes	32 Kbytes										
	R5F51136ADFM	R5F51136ADFM#3A	PLQP0064KB-A												
	R5F51136ADLJ	R5F51136ADLJ#2A	PTLG0100JA-A												
	R5F51135ADFP	R5F51135ADFP#3A	PLQP0100KB-A	128 Kbytes											
	R5F51135ADFM	R5F51135ADFM#3A	PLQP0064KB-A												
	R5F51135ADLJ	R5F51135ADLJ#2A	PTLG0100JA-A												
	R5F51138AGFP	R5F51138AGFP#3A	PLQP0100KB-A	512 Kbytes	64 Kbytes										
	R5F51138AGFM	R5F51138AGFM#3A	PLQP0064KB-A												
	R5F51137AGFP	R5F51137AGFP#3A	PLQP0100KB-A												
	R5F51137AGFM	R5F51137AGFM#3A	PLQP0064KB-A												
	R5F51136AGFP	R5F51136AGFP#3A	PLQP0100KB-A	256 Kbytes	32 Kbytes			-40 to +105°C							
	R5F51136AGFM	R5F51136AGFM#3A	PLQP0064KB-A												
	R5F51135AGFP	R5F51135AGFP#3A	PLQP0100KB-A	128 Kbytes											
	R5F51135AGFM	R5F51135AGFM#3A	PLQP0064KB-A												




Figure 1.1 How to Read the Product Part No., Memory Capacity, and Package Type

### 1.3 Block Diagram

Figure 1.2 shows a block diagram.




Figure 1.2 Block Diagram

## 1.4 Pin Functions

Table 1.4 lists the pin functions.

**Table 1.4 Pin Functions (1/4)**

Classifications	Pin Name	I/O	Description
Power supply	VCC	Input	Power supply pin. Connect it to the system power supply.
	VCL	—	Connect this pin to the VSS pin via the 4.7 $\mu$ F smoothing capacitor used to stabilize the internal power supply. Place the capacitor close to the pin.
	VSS	Input	Ground pin. Connect it to the system power supply (0 V).
	VCC_USB	Input	Power supply pin for USB. Connect this pin to VCC.
	VSS_USB	Input	Ground pin for USB. Connect this pin to VSS.
Analog power supply	AVCC0	Input	Analog voltage supply pin for the 12-bit A/D converter and D/A converter. Connect this pin to VCC when not using the 12-bit A/D converter and D/A converter.
	AVSS0	Input	Analog ground pin for the 12-bit A/D converter and D/A converter. Connect this pin to VSS when not using the 12-bit A/D converter and D/A converter.
	VREFH0	Input	Analog reference voltage supply pin for the 12-bit A/D converter.
	VREFL0	Input	Analog reference ground pin for the 12-bit A/D converter.
	VREFH	Input	Analog reference voltage supply pin for the 12-bit D/A converter.
	VREFL	Input	Analog reference ground pin for the 12-bit D/A converter.
Clock	XTAL	Output/ Input *1	Pins for connecting a crystal. An external clock can be input through the XTAL pin.
	EXTAL	Input	
	XCIN	Input	Input/output pins for the sub-clock oscillator. Connect a crystal between XCIN and XCOUT.
	XCOUT	Output	
	CLKOUT	Output	Clock output pin.
Operating mode control	MD	Input	Pin for setting the operating mode. The signal levels on this pin must not be changed during operation.
	UB#	Input	Pin used for boot mode (USB interface).
	UPSEL	Input	Pin used for boot mode (USB interface).
System control	RES#	Input	Reset pin. This MCU enters the reset state when this signal goes low.
CAC	CACREF	Input	Input pin for the clock frequency accuracy measurement circuit.
On-chip emulator	FINED	I/O	FINE interface pin.
LVD	CMPA2	Input	Detection target voltage pin for voltage detection 2.
Interrupts	NMI	Input	Non-maskable interrupt request pin.
	IRQ0 to IRQ7	Input	Interrupt request pins.
Multi-function timer pulse unit 2	MTIOC0A, MTIOC0B	I/O	The TGRA0 to TGRD0 input capture input/output compare output/PWM output pins.
	MTIOC0C, MTIOC0D	I/O	
	MTIOC1A, MTIOC1B	I/O	The TGRA1 and TGRB1 input capture input/output compare output/PWM output pins.
	MTIOC2A, MTIOC2B	I/O	The TGRA2 and TGRB2 input capture input/output compare output/PWM output pins.
	MTIOC3A, MTIOC3B	I/O	The TGRA3 to TGRD3 input capture input/output compare output/PWM output pins.
	MTIOC3C, MTIOC3D	I/O	
	MTIOC4A, MTIOC4B	I/O	The TGRA4 to TGRD4 input capture input/output compare output/PWM output pins.
	MTIOC4C, MTIOC4D	I/O	
	MTIC5U, MTIC5V, MTIC5W	Input	The TGRU5, TGRV5, and TGRW5 input capture input/external pulse input pins.
	MTCLKA, MTCLKB, MTCLKC, MTCLKD	Input	Input pins for the external clock.

**Table 1.4 Pin Functions (2/4)**

Classifications	Pin Name	I/O	Description
Port output enable 2	POE0# to POE3#, POE8#	Input	Input pins for request signals to place the MTU pins in the high impedance state.
Realtime clock	RTCOUT	Output	Output pin for the 1-Hz/64-Hz clock.
8-bit timer	TMO0 to TMO3	Output	Compare match output pins.
	TMCI0 to TMCI3	Input	Input pins for the external clock to be input to the counter.
	TMRI0 to TMRI3	Input	Counter reset input pins.
Serial communications interface (SCLe)	<ul style="list-style-type: none"> <li>• Asynchronous mode/clock synchronous mode</li> </ul>		
	SCK0, SCK1, SCK2, SCK5, SCK6, SCK8, SCK9	I/O	Input/output pins for the clock.
	RXD0, RXD1, RXD2, RXD5, RXD6, RXD8, RXD9	Input	Input pins for received data.
	TXD0, TXD1, TXD2, TXD5, TXD6, TXD8, TXD9	Output	Output pins for transmitted data.
	CTS0#, CTS1#, CTS2#, CTS5#, CTS6#, CTS8#, CTS9#	Input	Input pins for controlling the start of transmission and reception.
	RTS0#, RTS1#, RTS2#, RTS5#, RTS6#, RTS8#, RTS9#	Output	Output pins for controlling the start of transmission and reception.
	<ul style="list-style-type: none"> <li>• Simple I<sup>2</sup>C mode</li> </ul>		
	SSCL0, SSCL1, SSCL2, SSCL5, SSCL6, SSCL8, SSCL9	I/O	Input/output pins for the I <sup>2</sup> C clock.
	SSDA0, SSDA1, SSDA2, SSDA5, SSDA6, SSDA8, SSDA9	I/O	Input/output pins for the I <sup>2</sup> C data.
	<ul style="list-style-type: none"> <li>• Simple SPI mode</li> </ul>		
	SCK0, SCK1, SCK2, SCK5, SCK6, SCK8, SCK9	I/O	Input/output pins for the clock.
	SMISO0, SMISO1, SMISO2, SMISO5, SMISO6, SMISO8, SMISO9	I/O	Input/output pins for slave transmit data.
	SMOSI0, SMOSI1, SMOSI2, SMOSI5, SMOSI6, SMOSI8, SMOSI9	I/O	Input/output pins for master transmit data.
	SS0#, SS1#, SS2#, SS5#, SS6#, SS8#, SS9#	Input	Chip-select input pins.
IrDA interface	IRTXD5	Output	Data output pin in the IrDA format.
	IRRXD5	Input	Data input pin in the IrDA format.

**Table 1.4 Pin Functions (3/4)**

Classifications	Pin Name	I/O	Description
Serial communications interface (SCI) <sup>1</sup>	<ul style="list-style-type: none"> <li>Asynchronous mode/clock synchronous mode</li> </ul>		
	SCK12	I/O	Input/output pin for the clock.
	RXD12	Input	Input pin for receiving data.
	TXD12	Output	Output pin for transmitting data.
	CTS12#	Input	Input pin for controlling the start of transmission and reception.
	RTS12#	Output	Output pin for controlling the start of transmission and reception.
	<ul style="list-style-type: none"> <li>Simple I<sup>2</sup>C mode</li> </ul>		
	SSCL12	I/O	Input/output pin for the I <sup>2</sup> C clock.
	SSDA12	I/O	Input/output pin for the I <sup>2</sup> C data.
	<ul style="list-style-type: none"> <li>Simple SPI mode</li> </ul>		
I <sup>2</sup> C bus interface	SCK12	I/O	Input/output pin for the clock.
	SMISO12	I/O	Input/output pin for slave transmit data.
	SMOSI12	I/O	Input/output pin for master transmit data.
	SS12#	Input	Chip-select input pin.
	<ul style="list-style-type: none"> <li>Extended serial mode</li> </ul>		
	RXDX12	Input	Input pin for data reception by SCI.
	TXDX12	Output	Output pin for data transmission by SCI.
	SIOX12	I/O	Input/output pin for data reception or transmission by SCI.
	SCL0	I/O	Input/output pin for I <sup>2</sup> C bus interface clocks. Bus can be directly driven by the N-channel open drain output.
	SDA0	I/O	Input/output pin for I <sup>2</sup> C bus interface data. Bus can be directly driven by the N-channel open drain output.
Serial peripheral interface	RSPCKA	I/O	Input/output pin for the RSPI clock.
	MOSIA	I/O	Input/output pin for transmitting data from the RSPI master.
	MISOA	I/O	Input/output pin for transmitting data from the RSPI slave.
	SSLA0	I/O	Input/output pin to select the slave for the RSPI.
	SSLA1 to SSLA3	Output	Output pins to select the slave for the RSPI.
Serial sound interface	SSISCK0	I/O	SSI serial bit clock pin.
	SSIWS	I/O	Word selection pin.
	SSITXD0	Output	Serial data output pin.
	SSIRXD0	Input	Serial data input pin.
	AUDIO_MCLK	Input	Master clock pin for audio.
USB 2.0 host/function module	USB0_DP	I/O	D+ I/O pin of the USB on-chip transceiver.
	USB0_DM	I/O	D- I/O pin of the USB on-chip transceiver.
	USB0_VBUS	Input	USB cable connection monitor pin.
	USB0_EXICEN	Output	Low-power control signal for the OTG chip.
	USB0_VBUSEN	Output	VBUS (5 V) supply enable signal for the OTG chip.
	USB0_OVRCURA, USB0_OVRCURB	Input	External overcurrent detection pins.
	USB0_ID	Input	Mini-AB connector ID input pin during operation in OTG mode.
12-bit A/D converter	AN000 to AN015, AN021	Input	Input pins for the analog signals to be processed by the A/D converter.
	ADTRG0#	Input	Input pin for the external trigger signals that start the A/D conversion.
12-bit D/A converter	DA0, DA1	Output	Output pins for the analog signals to be processed by the D/A converter.

**Table 1.4 Pin Functions (4/4)**

<b>Classifications</b>	<b>Pin Name</b>	<b>I/O</b>	<b>Description</b>
Comparator B	CMPB0	Input	Input pin for the analog signal to be processed by comparator B0.
	CVREFB0	Input	Analog reference voltage supply pin for comparator B0.
	CMPB1	Input	Input pin for the analog signal to be processed by comparator B1.
	CVREFB1	Input	Analog reference voltage supply pin for comparator B1.
	CMPOB0	Output	Output pin for comparator B0.
	CMPOB1	Output	Output pin for comparator B1.
LCD	VL1, VL2, VL3, VL4	I/O	Voltage pin for driving the LCD.
	CAPH, CAPL	I/O	Capacitor connection pin for the LCD controller/driver.
	COM0 to COM7	Output	Common signal output pins for the LCD controller/driver.
	SEG00 to SEG39	Output	Segment signal output pins for the LCD controller/driver.
CTSU	TS0 to TS11	Input	Capacitive touch detection pins (touch pins).
	TSCAP	I/O	Secondary power supply pin for the touch driver.
I/O ports	P02, P04, P07	I/O	3-bit input/output pins.
	P10 to P17	I/O	8-bit input/output pins.
	P20 to P27	I/O	8-bit input/output pins.
	P30 to P32, P35	I/O	4-bit input/output pins (P35 input pin).
	P40 to P44, P46	I/O	6-bit input/output pins.
	P50 to P56	I/O	7-bit input/output pins.
	P90 to P92	I/O	3-bit input/output pins.
	PA0 to PA7	I/O	8-bit input/output pins.
	PB0 to PB7	I/O	8-bit input/output pins.
	PC0 to PC7	I/O	8-bit input/output pins.
	PD0 to PD4	I/O	5-bit input/output pins.
	PE0 to PE7	I/O	8-bit input/output pins.
	PF6, PF7	I/O	2-bit input/output pins.
	PH7	Input	1-bit input pin.
	PJ0, PJ2, PJ3, PJ6, PJ7	I/O	5-bit input/output pins.

Note 1. For external clock input.

## 1.5 Pin Assignments

Figure 1.3 to Figure 1.5 show the pin assignments. Table 1.5 to Table 1.7 show the lists of pins and pin functions.






Figure 1.3 Pin Assignments of the 100-Pin LFQFP

**Figure 1.4 Pin Assignments of the 100-Pin TFLGA**



Note: This figure indicates the power supply pins and I/O ports.  
 For the pin configuration, see the table "List of Pins and Pin Functions (64-Pin LFQFP)".

**Figure 1.5 Pin Assignments of the 64-Pin LFQFP**

**Table 1.5 List of Pins and Pin Functions (100-Pin LFQFP) (1/3)**

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, POE, RTC, TMR)	Communication (SClē, SCIf, RSPI, RIIC, USB, SSI)	LCD, Touch	Others
1		P04	MTIOC0A/POE2#/TMCI3	SCK6	TS1	
2		PJ0				DA0
3		P02	MTIOC0D/POE3#/TMRI3	RXD6/SMISO6/SSCL6	TS2	
4		PJ3	MTIOC3C	CTS6#/RTS6#/SS6#	TS3	
5		P25	MTIOC4C/MTCLKB		TS4	ADTRG0#
6		P24	MTIOC4A/MTCLKA/TMRI1		TS5	
7		P23	MTIOC3D/MTCLKD	CTS0#/RTS0#/SS0#	TS6	
8		P22	MTIOC3B/MTCLKC/TMO0	SCK0	TS7	
9		P21	MTIOC1B/TMCI0	RXD0/SMISO0/SSCL0	TS8	
10		P20	MTIOC1A/TMRI0	TXD0/SMOSI0/SSDA0	TS9	
11		P27	MTIOC2B/TMCI3	SCK12/SCK1/RXD6/SMISO6/SSCL6	TS10	IRQ3/ADTRG0#/CACREF/CMPA2
12		P26	MTIOC2A/TMO1	TXD1/SMOSI1/SSDA1/USB0_VBUSEN/TXD6/SMOSI6/SSDA6	TSCAP	
13		P30	MTIOC4B/POE8#/TMRI3	RXD1/SMISO1/SSCL1	CAPH	IRQ0
14		P31	MTIOC4D/TMCI2	CTS1#/RTS1#/SS1#	CAPL	IRQ1
15	MD					FINED
16	RES#					
17	XCOUT					
18	XCIN	PH7				
19	UPSEL	P35				NMI
20	XTAL					
21	EXTAL					
22	VCL					
23	VSS					
24	VDD					
25		P32	MTIOC0C/RTCOUT/TMO3	TXD6/SMOSI6/SSDA6/CTS6#/RTS6#/SS6#	TS11	IRQ2
26		P17	MTIOC0C/MTIOC3A/MTIOC3B/POE8#/TMO1	SCK1/MISOA/SDA0/RXD12/RXDX12/SMISO12/SSCL12		IRQ7
27		P16	MTIOC3C/MTIOC3D/RTCOUT/TMO2	TXD1/SMOSI1/SSDA1/MOSIA/SCL0/USB0_VBUS/USB0_VBUSEN/USB0_OVRCURB		IRQ6/ADTRG0#
28		P15	MTIOC0B/MTCLKB/TMCI2	RXD1/SMISO1/SSCL1/RSPCKA		IRQ5/CLKOUT/CACREF
29	UB#	P14	MTIOC0A/MTIOC3A/MTCLKA/TMRI2	CTS1#/RTS1#/SS1#/SSLA0/TXD12/TXDX12/SIOX12/SMOSI12/SSDA12/USB0_OVRCURA		IRQ4
30	VCC_USB			USB0_DM		
31				USB0_DM		
32				USB0_DP		
33	VSS_USB					
34		P13	MTIOC0B/TMO3	CTS12#/RTS12#/SS12#/CTS0#/RTS0#/SS0#	SEG00	IRQ3
35		P12	TMCI1	SCK12/SCK0	SEG01	IRQ2

**Table 1.5 List of Pins and Pin Functions (100-Pin LFQFP) (2/3)**

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, POE, RTC, TMR)	Communication (SClE, SClF, RSPI, RIIC, USB, SSI)	LCD, Touch	Others
36		P11	MTIC5U/POE0#	RXD12/RXDX12/SMISO12/SSCL12/ RXD0/SMISO0/SSCL0	SEG02	IRQ7
37		P10	MTIC5V/POE1#	TXD12/TXDX12/SIOX12/SMOSI12/SSDA12/TXD0/SMOSI0/SSDA0	SEG03	IRQ6
38		P56	MTIOC1A/MTIC5W/POE2#	TXD1/SMOSI1/SSDA1	SEG04	IRQ5
39		P53	MTIOC2B	SSLA0/CTS2#/RTS2#/SS2#	SEG05	
40		P52		MISOA/RXD2/SMISO2/SSCL2	SEG06	
41		P51	MTIOC4C	RSPCKA/SCK2	SEG07	
42		P50	MTIOC2A	MOSIA/TXD2/SMOSI2/SSDA2	SEG08	
43		P55	MTIOC4D/TMO3		VL1	
44		P54	MTIOC4B/TMCI1		VL2	
45		PC7	MTIOC3A/MTCLKB/TMO2	TXD1/SMOSI1/SSDA1/MISOA/TXD8/SMOSI8/SSDA8/USB0_OVRCURB	VL3	CACREF
46		PC6	MTIOC3C/MTCLKA/TMCI2	RXD1/SMISO1/SSCL1/MOSIA/RXD8/SMISO8/SSCL8/USB0_EXICEN	VL4	
47		PC5	MTIOC3B/MTCLKD/TMRI2	SCK1/RSPCKA/SCK8/USB0_ID	COM0	
48		PC4	MTIOC3D/MTCLKC/POE0#/TMCI1	SSLA0/CTS8#/RTS8#/SS8#/SCK5/USB0_VBUSEN/USB0_VBUS *1	COM1	IRQ2/CLKOUT
49		PC3	MTIOC4D	TXD5/SMOSI5/SSDA5/IRTXD5	COM2	
50		PC2	MTIOC4B	RXD5/SMOSI5/SSCL5/IRRXD5/SSLA3	COM3	
51		PC1	MTIOC3A	SCK5/SSLA2	SEG09	
52		PC0	MTIOC3C	CTS5#/RTS5#/SS5#/SSLA1	SEG10	
53		PB7	MTIOC3B	TXD9/SMOSI9/SSDA9/SSITXD0	SEG11/COM4	
54		PB6	MTIOC3D	RXD9/SMISO9/SSCL9/SSIRXD0	SEG12/COM5	
55		PB5	MTIOC1B/MTIOC2A/POE1#/TMRI1	SCK9/SSISCK0	SEG13/COM6	
56		PB4		CTS9#/RTS9#/SS9#	SEG14	
57		PB3	MTIOC0A/MTIOC3B/MTIOC4A/POE3#/TMO0	SCK6/AUDIO_MCLK/USB0_OVRCURA	SEG15/COM7	
58		PB2		CTS6#/RTS6#/SS6#	SEG16	
59		PB1	MTIOC0C/MTIOC4C/TMCI0	TXD6/SMOSI6/SSDA6/SSIWS0	SEG17	IRQ4
60	VCC					
61		PB0	MTIOC0C/MTIC5W/RTCOUT	SCL0/RSPCKA/RXD6/SMISO6/SSCL6		IRQ2/ADTRG0#
62	VSS					
63		PA6	MTIC5V/MTCLKB/MTIOC2A/POE2#/TMCI3	CTS5#/RTS5#/SS5#/SDA0/MOSIA/RXD8/SMISO8/SSCL8		IRQ3
64		PA7		TXD8/SMOSI8/SSDA8	SEG18	
65		PA5		SCK8	SEG19	
66		PA4	MTIOC2B/MTIC5U/MTCLKA/TMRI0	TXD5/SMOSI5/SSDA5/IRTXD5/SSLA0/CTS8#/RTS8#/SS8#	SEG20	IRQ5/CVREFB1
67		PA3	MTIOC0D/MTIOC1B/MTCLKD/POE0#	RXD5/SMISO5/SSCL5/IRRXD5/MISOA	SEG21	IRQ6/CMPB1

**Table 1.5 List of Pins and Pin Functions (100-Pin LFQFP) (3/3)**

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, POE, RTC, TMR)	Communication (SClē, SClf, RSPI, RIIC, USB, SSI)	LCD, Touch	Others
68		PA2		RXD5/SMISO5/SSCL5/IRRXD5/SSLA3	SEG22	
69		PA1	MTIOC0B/MTCLKC/RTCOUT	SCK5/SSLA2	SEG23	
70		PA0	MTIOC4A	SSLA1	SEG24	CACREF
71		PF7	MTIOC3A		SEG25	
72		PF6	MTIOC3C		SEG26	
73		PE5	MTIOC2B/MTIOC4C	MISOA/TXD9/SMOSI9/SSDA9	SEG27	IRQ5/AN013/CMPOB1
74		PE4	MTIOC1A/MTIOC3A/MTIOC4D	MOSIA/RXD9/SMISO9/SSCL9/SSIWS0	SEG28	IRQ4/AN012
75		PE3	MTIOC0A/MTIOC1B/MTIOC4B/POE8#	CTS12#/RTS12#/SS12#/RSPCKA/SCK9/AUDIO_MCLK	SEG29	IRQ3/AN011
76		PE2	MTIOC4A	RXD12/RXDX12/SMISO12/SSCL12/SSIRXD0	SEG30	IRQ7/AN010/CVREFB0
77		PE1	MTIOC4C	TXD12/TXDX12/SIOX12/SMOSI12/SSDA12/SSITXD0	SEG31	IRQ1/AN009/CMPB0
78		PE0	MTIOC2A/POE3#	SCK12/CTS9#/RTS9#/SS9#/SSISCK0	SEG32	IRQ0/AN008
79		PE7			SEG33	IRQ7/AN015/CMPOB0
80		PE6			SEG34	IRQ6/AN014
81		PD4	POE3#		SEG35	IRQ4
82		PD3	POE8#		SEG36	IRQ3
83		PD2	MTIOC4D		SEG37	IRQ2
84		PD1	MTIOC4B		SEG38	IRQ1
85		PD0			SEG39	IRQ0
86		P92*2				AN021
87		P91*2				AN007
88		P46*2				AN006
89		P90*2				AN005
90		P44*2				AN004
91		P43*2				AN003
92	VREFL	P42*2				AN002
93	VREFH	P41*2				AN001
94	VREFL0	PJ7*2				
95		P40*2				AN000
96	VREFH0	PJ6*2				
97	AVSS0					
98	AVCC0					
99		P07		TXD6/SMOSI6/SSDA6	TS0	ADTRG0#
100		PJ2				DA1

Note 1. Not 5 V tolerant.

Note 2. The power source of the I/O buffer for these pins is AVCC0.

**Table 1.6 List of Pins and Pin Functions (100-Pin TFLGA) (1/3)**

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, POE, RTC, TMR)	Communication (SCl, SClf, RSPI, RIIC, USB, SSI)	LCD, Touch	Others
A1		P02	MTIOC0D/POE3#/TMRI3	RXD6/SMISO6/SSCL6	TS2	
A2		P07		TXD6/SMOSI6/SSDA6	TS0	ADTRG0#
A3	AVCC0					
A4	AVSS0					
A5		P44*2				AN004
A6		P92*2				AN021
A7		PD3	POE8#		SEG36	IRQ3
A8		PE6			SEG34	IRQ6/AN014
A9		PE7			SEG33	IRQ7/AN015/CMPOBO
A10		PE0	MTIOC2A/POE3#	SCK12/CTS9#/RTS9#/SS9#/SSISCK0	SEG32	IRQ0/AN008
B1		P25	MTIOC4C/MTCLKB		TS4	ADTRG0#
B2		P04	MTIOC0A/POE2#/TMCI3	SCK6	TS1	
B3		PJ2				DA1
B4	VREFL0	PJ7*2				
B5		P90*2				AN005
B6		PD0			SEG39	IRQ0
B7		PD4	POE3#		SEG35	IRQ4
B8		PE2	MTIOC4A	RXD12/RXDX12/SMISO12/SSCL12/SSIRXD0	SEG30	IRQ7/AN010/CVREFB0
B9		PE1	MTIOC4C	TXD12/TXDX12/SIOX12/SMOSI12/SSDA12/SSITXD0	SEG31	IRQ1/AN009/CMPB0
B10		PE3	MTIOC0A/MTIOC1B/MTIOC4B/POE8#	CTS12#/RTS12#/SS12#/RSPCKA/SCK9/AUDIO_MCLK	SEG29	IRQ3/AN011
C1		PJ3	MTIOC3C	CTS6#/RTS6#/SS6#	TS3	
C2		P24	MTIOC4A/MTCLKA/TMRI1		TS5	
C3	VREFH0	PJ6*2				
C4	VREFH	P41*2				AN001
C5	VREFL	P42*2				AN002
C6		P91*2				AN007
C7		PD1	MTIOC4B		SEG38	IRQ1
C8		PD2	MTIOC4D		SEG37	IRQ2
C9		PE5	MTIOC2B/MTIOC4C	MISOA/TXD9/SMOSI9/SSDA9	SEG27	IRQ5/AN013/CMPOB1
C10		PE4	MTIOC1A/MTIOC3A/MTIOC4D	MOSIA/RXD9/SMISO9/SSCL9/SSIWS0	SEG28	IRQ4/AN012
D1		P22	MTIOC3B/MTCLKC/TMO0	SCK0	TS7	
D2		P23	MTIOC3D/MTCLKD	CTS0#/RTS0#/SS0#	TS6	
D3		P21	MTIOC1B/TMCI0	RXD0/SMISO0/SSCL0	TS8	
D4		PJ0				DA0
D5		P43*2				AN003
D6		P46*2				AN006
D7		PF6	MTIOC3C		SEG26	
D8		PF7	MTIOC3A		SEG25	

**Table 1.6 List of Pins and Pin Functions (100-Pin TFLGA) (2/3)**

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, POE, RTC, TMR)	Communication (SClE, SClF, RSPI, RIIC, USB, SSI)	LCD, Touch	Others
D9		PA1	MTIOC0B/MTCLKC/RTCOUT	SCK5/SSLA2	SEG23	
D10		PA0	MTIOC4A	SSLA1	SEG24	CACREF
E1		P30	MTIOC4B/POE8#/TMRI3	RXD1/SMISO1/SSCL1	CAPH	IRQ0
E2		P31	MTIOC4D/TMCI2	CTS1#/RTS1#/SS1#	CAPL	IRQ1
E3		P26	MTIOC2A/TMO1	TXD1/SMOSI1/SSDA1/USB0_VBUSEN/TXD6/SMOSI6/SSDA6	TSCAP	
E4		P20	MTIOC1A/TMRI0	TXD0/SMOSI0/SSDA0	TS9	
E5		P40*2				AN000
E6		PA2		RXD5/SMISO5/SSCL5/IRRXD5/SSLA3	SEG22	
E7		PA4	MTIOC2B/MTIC5U/MTCLKA/TMRI0	TXD5/SMOSI5/SSDA5/IRTXD5/SSLA0/CTS8#/RTS8#/SS8#	SEG20	IRQ5/CVREFB1
E8		PA5		SCK8	SEG19	
E9		PA3	MTIOC0D/MTIOC1B/MTCLKD/POE0#	RXD5/SMISO5/SSCL5/IRRXD5/MISOA	SEG21	IRQ6/CMPB1
E10	VSS					
F1	XCOUT					
F2	UPSEL	P35				NMI
F3	RES#					
F4		P27	MTIOC2B/TMCI3	SCK12/SCK1/RXD6/SMISO6/SSCL6	TS10	IRQ3/ADTRG0#/CACREF/CMPA2
F5		P56	MTIOC1A/MTIC5W/POE2#	TXD1/SMOSI1/SSDA1	SEG4	IRQ5
F6		PB4		CTS9#/RTS9#/SS9#	SEG14	
F7		PA7		TXD8/SMOSI8/SSDA8	SEG18	
F8		PB0	MTIOC0C/MTIC5W/RTCOUT	SCL0/RSPCKA/RXD6/SMISO6/SSCL6		IRQ2/ADTRG0#
F9		PA6	MTIC5V/MTCLKB/MTIOC2A/POE2#/TMCI3	CTS5#/RTS5#/SS5#/SDA0/MOSIA/RXD8/SMISO8/SSCL8		IRQ3
F10	VCC					
G1	XCIN	PH7				
G2	UB#	P14	MTIOC0A/MTIOC3A/MTCLKA/TMRI2	CTS1#/RTS1#/SS1#/SSLA0/ TXD12/TXDX12/SIOX12/SMOSI12/SSDA12/USB0_OVRCURA		IRQ4
G3		P12	TMCI1	SCK12/SCK0	SEG01	IRQ2
G4	MD					FINED
G5		P10	MTIC5V/POE1#	TXD12/TXDX12/SIOX12/SMOSI12/SSDA12/TXD0/SMOSI0/SSDA0	SEG03	IRQ6
G6		P50	MTIOC2A	MOSIA/TXD2/SMOSI2/SSDA2	SEG08	
G7		PB5	MTIOC1B/MTIOC2A/POE1#/TMRI1	SCK9/SSISCK0	SEG13/COM6	
G8		PB2		CTS6#/RTS6#/SS6#	SEG16	
G9		PB1	MTIOC0C/MTIOC4C/TMCI0	TXD6/SMOSI6/SSDA6/SSIWS0	SEG17	IRQ4
G10		PB3	MTIOC0A/MTIOC3B/MTIOC4A/POE3#/TMO0	SCK6/AUDIO_MCLK/USB0_OVRCURA	SEG15/COM7	

**Table 1.6 List of Pins and Pin Functions (100-Pin TFLGA) (3/3)**

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, POE, RTC, TMR)	Communication (SClE, SClF, RSPI, RIIC, USB, SSI)	LCD, Touch	Others
H1	XTAL					
H2	EXTAL					
H3		P15	MTIOC0B/MTCLKB/TMCI2	RXD1/SMISO1/SSCL1/RSPCKA		IRQ5/CLKOUT/CACREF
H4		P13	MTIOC0B/TMO3	CTS12#/RTS12#/SS12#/CTS0#/RTS0#/SS0#	SEG00	IRQ3
H5		P11	MTIC5U/POE0#	RXD12/RXDX12/SMISO12/SSCL12/RXD0/SMISO0/SSCL0	SEG02	IRQ7
H6		P51	MTIOC4C	RSPCKA/SCK2	SEG07	
H7		PC0	MTIOC3C	CTS5#/RTS5#/SS5#/SSLA1	SEG10	
H8		PC1	MTIOC3A	SCK5/SSLA2	SEG09	
H9		PB6	MTIOC3D	RXD9/SMISO9/SSCL9/SSIRXD0	SEG12/COM5	
H10		PB7	MTIOC3B	TXD9/SMOSI9/SSDA9/SSITXD0	SEG11/COM4	
J1	VCL					
J2		P17	MTIOC0C/MTIOC3A/MTIOC3B/POE8#/TMO1	SCK1/MISOA/SDA0/RXD12/RXDX12/SMISO12/SSCL12		IRQ7
J3		P32	MTIOC0C/RTCOUT/TMO3	TXD6/SMOSI6/SSDA6/CTS6#/RTS6#/SS6#	TS11	IRQ2
J4	VCC_USB					
J5	VSS_USB					
J6		P52		MISOA/RXD2/SMISO2/SSCL2	SEG06	
J7		P55	MTIOC4D/TMO3		VL1	
J8		PC7	MTIOC3A/MTCLKB/TMO2	TXD1/SMOSI1/SSDA1/MISOA/TXD8/SMOSI8/SSDA8/USB0_OVRCURB	VL3	CACREF
J9		PC4	MTIOC3D/MTCLKC/POE0#/TMCI1	SSLA0/CTS8#/RTS8#/SS8#/SCK5/USB0_VBUSEN/USB0_VBUS *1	COM1	IRQ2/CLKOUT
J10		PC2	MTIOC4B	RXD5/SMOSI5/SSCL5/IRRXD5/SSLA3	COM3	
K1	VSS					
K2	VDD					
K3		P16	MTIOC3C/MTIOC3D/RTCOUT/TMO2	TXD1/SMOSI1/SSDA1/MOSIA/SCL0/USB0_VBUS/USB0_VBUSEN/USB0_OVRCURB		IRQ6/ADTRG0#
K4				USB0_DM		
K5				USB0_DP		
K6		P53	MTIOC2B	SSLA0/CTS2#/RTS2#/SS2#	SEG05	
K7		P54	MTIOC4B/TMCI1		VL2	
K8		PC6	MTIOC3C/MTCLKA/TMCI2	RXD1/SMISO1/SSCL1/MOSIA/RXD8/SMISO8/SSCL8/USB0_EXICEN	VL4	
K9		PC5	MTIOC3B/MTCLKD/TMRI2	SCK1/RSPCKA/SCK8/USB0_ID	COM0	
K10		PC3	MTIOC4D	TXD5/SMOSI5/SSDA5/IRTXD5	COM2	

Note 1. Not 5 V tolerant.

Note 2. The power source of the I/O buffer for these pins is AVCC0.

**Table 1.7 List of Pins and Pin Functions (64-Pin LFQFP) (1/2)**

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, POE, RTC, TMR)	Communication (SCle, SCIf, RSPI, RIIC, USB, SSI)	LCD, Touch	Others
1		PJ0				DA0
2		P27	MTIOC2B/TMCI3	SCK1/SCK12/RXD6/SMISO6/SSCL6		IRQ3/CMPA2/CACREF/ADTRG0#
3		P26	MTIOC2A/TMO1	TXD1/SMOSI1/SSDA1/USB0_VBUSEN/TXD6/SMOSI6/SSDA6		
4		P30	MTIOC4B/POE8#/TMRI3	RXD1/SMISO1/SSCL1	CAPH	IRQ0
5		P31	MTIOC4D/TMCI2	CTS1#/RTS1#/SS1#	CAPL	IRQ1
6	MD					FINED
7	RES#					
8	XCOUT					
9	XCIN	PH7				
10	UPSEL	P35				NMI
11	XTAL					
12	EXTAL					
13	VCL					
14	VSS					
15	VCC					
16		P32	MTIOC0C/RTCOUT/TMO3	TXD6/SMOSI6/SSDA6/CTS6#/RTS6#/SS6#		IRQ2
17		P17	MTIOC0C/MTIOC3A/MTIOC3B/POE8#/TMO1	SCK1/MISOA/SDA0/RXD12/RDXD12/SMISO12/SSCL12		IRQ7
18		P16	MTIOC3C/MTIOC3D/RTCOUT/TMO2	TXD1/SMOSI1/SSDA1/MOSIA/SCL0/USB0_VBUS/USB0_VBUSEN/USB0_OVRCURB		IRQ6/ADTRG0#
19		P15	MTIOC0B/MTCLKB/TMCI2	RXD1/SMISO1/SSCL1/RSPCKA		IRQ5/CLKOUT/CACREF
20	UB#	P14	MTIOC0A/MTIOC3A/MTCLKA/TMRI2	CTS1#/RTS1#/SS1#/SSLA0/TXD12/TDXD12/SIOX12/SMOSI12/SSDA12/USB0_OVRCURA		IRQ4
21	VCC_USB					
22				USB0_DM		
23				USB0_DP		
24	VSS_USB					
25		P55	MTIOC4D/TMO3		VL1	
26		P54	MTIOC4B/TMCI1		VL2	
27		PC7	MTIOC3A/MTCLKB/TMO2	TXD1/SMOSI1/SSDA1/MISOA/TXD8/SMOSI8/SSDA8/USB0_OVRCURB	VL3	CACREF
28		PC6	MTIOC3C/MTCLKA/TMCI2	RXD1/SMISO1/SSCL1/MOSIA/RXD8/SMISO8/SSCL8/USB0_EXICEN	VL4	
29		PC5	MTIOC3B/MTCLKD/TMRI2	SCK1/RSPCKA/SCK8/USB0_ID	COM0	
30		PC4	MTIOC3D/MTCLKC/POE0#/TMCI1	SSLA0/CTS8#/RTS8#/SS8#/SCK5/USB0_VBUSEN/USB0_VBUS *1	COM1	IRQ2/CLKOUT
31		PC3	MTIOC4D	TXD5/SMOSI5/SSDA5/IRTXD5	COM2	
32		PC2	MTIOC4B	RXD5/SMISO5/SSCL5/SSL3/IRRXD5	COM3	

**Table 1.7 List of Pins and Pin Functions (64-Pin LFQFP) (2/2)**

Pin No.	Power Supply, Clock, System Control	I/O Port	Timers (MTU, POE, RTC, TMR)	Communication (SCl, SClf, RSPI, RIIC, USB, SSI)	LCD, Touch	Others
33		PB7/PC1	MTIOC3B	TXD9/SMOSI9/SSDA9/SSITXD0	SEG11/COM4	
34		PB6/PC0	MTIOC3D	RXD9/SMOSI9/SSCL9/SSIRXD0	SEG12/COM5	
35		PB5	MTIOC2A/MTIOC1B/POE1#/TMRI1	SCK9/SSISCK0	SEG13/COM6	
36		PB3	MTIOC0A/MTIOC3B/MTIOC4A/POE3#/TMO0	SCK6/AUDIO_MCLK/USB0_OVRCURA	SEG15/COM7	
37		PB1	MTIOC0C/MTIOC4C/TMCI0	TXD6/SMOSI6/SSDA6/SSIWS0	SEG17	IRQ4
38	VCC					
39		PB0	MTIC5W/MTIOC0C/RTCOUT	SCL0/RSPCKA/RXD6/SMOSI6/SSCL6		IRQ2/ADTRG0#
40	VSS					
41		PA6	MTIC5V/MTCLKB/MTIOC2A/POE2#/TMCI3	CTS5#/RTS5#/SS5#/SDA0/MOSIA		IRQ3
42		PA4	MTIC5U/MTCLKA/MTIOC2B/TMCI0	TXD5/SMOSI5/SSDA5/IRTXD5/SSLA0	SEG20	IRQ5/CVREFB1
43		PA3	MTIOC0D/MTCLKD/MTIOC1B/POE0#	RXD5/SMISO5/SSCL5/IRRXD5/MISOA	SEG21	IRQ6/CMPB1
44		PA1	MTIOC0B/MTCLKC/RTCOUT	SCK5/SSLA2	SEG23	
45		PA0	MTIOC4A	SSLA1	SEG24	CACREF
46		PE5	MTIOC4C/MTIOC2B	MISOA/TXD9/SMOSI9/SSDA9	SEG27	IRQ5/AN013/CMPOB1
47		PE4	MTIOC4D/MTIOC1A/MTIOC3A	MOSIA/RXD9/SMISO9/SSCL9/SSIWS0	SEG28	IRQ4/AN012
48		PE3	MTIOC0A/MTIOC1B/MTIOC4B/POE8#	CTS12#/RTS12#/SS12#/RSPCKA/SCK9/AUDIO_MCLK	SEG29	IRQ3/AN011
49		PE2	MTIOC4A	RXD12/RXDX12/SMISO12/SSCL12/RXDX12/SSIRXD0	SEG30	IRQ7/AN010/CVREFB0
50		PE1	MTIOC4C	TXD12/TXDX12/SIOX12/SMOSI12/SSDA12/SSITXD0	SEG31	IRQ1/AN009/CMPB0
51		PE0	MTIOC2A/POE3#	SCK12/CTS9#/RTS9#/SS6#/SSISCK0	SEG32	IRQ0/AN008
52		PE7			SEG33	IRQ7/AN015/CMPOB0
53		PE6			SEG34	IRQ6/AN014
54		PD2	MTIOC4D		SEG37	IRQ2
55		PD1	MTIOC4B		SEG38	IRQ1
56		PD0			SEG39	IRQ0
57	VREFL	P42*2				AN002
58	VREFH	P41*2				AN001
59	VREFL0	PJ7*2				
60		P40*2				AN000
61	VREFH0	PJ6*2				
62	AVSS0					
63	AVCC0					
64		PJ2				DA1

Note 1. Not 5 V tolerant.

Note 2. The power source of the I/O buffer for these pins is AVCC0.

## 2. CPU

Figure 2.1 shows the register set of the CPU.




Figure 2.1 Register Set of the CPU

## 2.1 General-Purpose Registers (R0 to R15)

This CPU has 16 general-purpose registers (R0 to R15). R0 to R15 can be used as data registers or address registers. R0, a general-purpose register, also functions as the stack pointer (SP). The stack pointer is switched to operate as the interrupt stack pointer (ISP) or user stack pointer (USP) by the value of the stack pointer select bit (U) in the processor status word (PSW).

## 2.2 Control Registers

### (1) Interrupt Stack Pointer (ISP)/User Stack Pointer (USP)

The stack pointer (SP) can be either of two types, the interrupt stack pointer (ISP) or the user stack pointer (USP). Whether the stack pointer operates as the ISP or USP depends on the value of the stack pointer select bit (U) in the processor status word (PSW).

Set the ISP or USP to a multiple of 4, as this reduces the numbers of cycles required to execute interrupt sequences and instructions entailing stack manipulation.

### (2) Interrupt Table Register (INTB)

The interrupt table register (INTB) specifies the address where the relocatable vector table starts.

### (3) Program Counter (PC)

The program counter (PC) indicates the address of the instruction being executed.

### (4) Processor Status Word (PSW)

The processor status word (PSW) indicates the results of instruction execution or the state of the CPU.

### (5) Backup PC (BPC)

The backup PC (BPC) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the program counter (PC) are saved in the BPC register.

### (6) Backup PSW (BPSW)

The backup PSW (BPSW) is provided to speed up response to interrupts.

After a fast interrupt has been generated, the contents of the processor status word (PSW) are saved in the BPSW. The allocation of bits in the BPSW corresponds to that in the PSW.

### (7) Fast Interrupt Vector Register (FINTV)

The fast interrupt vector register (FINTV) is provided to speed up response to interrupts.

The FINTV register specifies a branch destination address when a fast interrupt has been generated.

## 2.3 Register Associated with DSP Instructions

### (1) Accumulator (ACC)

The accumulator (ACC) is a 64-bit register used for DSP instructions. The accumulator is also used for the multiply and multiply-and-accumulate instructions; EMUL, EMULU, MUL, and RMPA, in which case the prior value in the accumulator is modified by execution of the instruction.

Use the MVTACHI and MVTACLO instructions for writing to the accumulator. The MVTACHI and MVTACLO instructions write data to the higher-order 32 bits (bits 63 to 32) and the lower-order 32 bits (bits 31 to 0), respectively.

Use the MVFACHI and MVFACMI instructions for reading data from the accumulator. The MVFACHI and MVFACMI instructions read data from the higher-order 32 bits (bits 63 to 32) and the middle 32 bits (bits 47 to 16), respectively.