



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Z02922

*Transaction Processing Modem
Data Pump W/Integrated AFE*

Product Specification

PS001102-0602



©2002 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Except with the express written approval of ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses are conveyed, implicitly or otherwise, by this document under any intellectual property rights.



Table of Contents

Features	1
GENERAL DESCRIPTION	2
User Information	4
Pin Description	5
Pin Description	7
PIN FUNCTIONS	8
Absolute Maximum Ratings	12
Standard Test Conditions	12
Environmental and Power Requirements	13
DC CHARACTERISTICS	14
AC CHARACTERISTICS	15
Timing Diagrams	18
ANALOG INPUTS: TYPE A1	18
ANALOG OUTPUTS: TYPE A0	19
Hardware Interface Signals	20
Synchronous Serial Interface Port	20
Host Port Interface	21
Eye Pattern Interface	21
Technical Specifications	21
Configurations and Data Rates	21
Tone Generation and Tone Detection	22
Data Encoding	22
Transmitted Data Spectrum	23
Transmit Levels	23
Receiver Levels	23
Clamping	23
Parallel Interface registers	24
Microprocessor Interface Register and Bit Definitions:	24
RAMI, RXI, and TXI Interrupts	29
INTERFACE RAM	30
DATA PUMP INTERFACE RAM ACCESS METHOD	30
Modem Data Pump RAM Map	31
Interface RAM Definitions	33
Transmitting Tones	48



Tone Detectors	49
Call-Progress Monitoring Using Biquad Tone Detectors	51
Dialing	53
Tone Dialing	53
Pulse Dialing	55
Manual Handshake Procedures	56
Originating Modem	56
Answering Modem	57
Making a V.22BIS Connection	58
Originating Modem	58
Answering Modem	59
Using HDLC	59
HDLC Operation	60
Enabling HDLC Operation	60
Transmitting	61
Receiving	61
Data Pump FIRMWARE Version Number and Part Number	62
Sleep Mode	62
V.29 Quick Connect Handshake	62
To Transmit	63
To Receive	63
V.29 Handshake	64
To Transmit	64
To Receive	64
Typical Performance Data	65
Example DAA	69
Package Information	72
ORDERING INFORMATION	73
Z02922	73
CODES	74



List of Figures

Figure 1. Z02922 Block Diagram	4
Figure 2. Z02922 System Block Diagram	5
Figure 3. Z02922 44-Lead PLCC Pin Assignments	6
Figure 4. Z02922 44-Lead LQFP Pin Identification	6
Figure 5. Microprocessor Interface Read/Write Diagram	16
Figure 6. Serial Port Timing Diagram	17
Figure 7. Eye Pattern Port Timing Diagram	18
Figure 8. Modem Functional Interconnect Diagram	20
Figure 9. Host Interrupt Circuit Diagram	30
Figure 10. Transmitting Tones	49
Figure 11. Tone Detectors	51
Figure 12. V.29 Typical Performance Data	65
Figure 13. Typical Performance Data	67
Figure 14. Example Modem Using Z02922 and a Z189 microcontroller	68
Figure 15. Example DAA	70
Figure 16. 44-Lead PLCC Package Diagram	72
Figure 17. 44-Pin LQFP Package Diagram	73



List of Tables

Table 1. Z02922 Pin Assignments	7
Table 2. Absolute Maximum Ratings	12
Table 3. Modem Power Requirements	13
Table 4. Environmental Requirements	13
Table 5. Suggested Crystal Specification (C ₁ =C ₂ =20pF*, C ₀ =2pF)	13
Table 6. TDC Pin Characteristics	14
Table 7. Microprocessor Interface Timing	16
Table 8. Serial Interface Timing	17
Table 9. Analog Characteristics Table	18
Table 10. Type A1 Analog Inputs	18
Table 11. Type A0 Analog Outputs	19
Table 12. Serial Interface Port Signals	20
Table 13. Selectable Configurations	22
Table 14. Spectral Shaping	23
Table 15. Parallel Interface Register Map	24
Table 16. REG4: RAM Control Register	25
Table 17. REG5: Data Pump Status Register	26
Table 18. REG7: HDLC Register*	28
Table 19. Modem Data Pump RAM Map	31
Table 20. Modem Data Pump Word Definitions	33
Table 21. Tone Detector Default Values	49
Table 22. Biquad Section 1 Coefficients (Hex)	52
Table 23. Tone Dialing	54
Table 24. Signal Transmit Values	56
Table 25. Handshake Acronyms	56
Table 26. Performance Testing Conditions	66



Features

Device	Data Pump	AFE	Speed (MHz)
Z02922	16-Bit	Integrated	12.288

- Combined data pump and Analog Front-End (AFE)
- Half-duplex data modem throughput to 9600 bps
 - ITU V.29 and V.29 Quick Connect™ 9600 bps
 - ITU V.29 and V.29 Quick Connect™ 7200 bps
- Full-duplex data modem throughput to 2400 bps
 - ITU V.22bis, V.23, V.22, V.21
 - Bell 212A and Bell 103
- FSK (V.23 1200/75 bps, V.21/Bell 103 300 bps), DPSK (V.22/Bell 212A 1200bps), or QAM encoding (V.22bis 2400bps)
- V.29 Quick Connect handshake performs line turnaround in less than 50 milliseconds
- Automatic handshake plus full manual control over handshake timings
- Scrambler/descrambler functions plus selectable control over internal data pump functions
- Programmable Bi-Quad tone detectors for call-progress tone detection
- Adaptive equalization to compensate for a wide variety of line conditions
- Programmable transmit attenuation and selectable receive threshold
- Fully programmable call-progress detectors, signal quality detectors, tone detectors, tone generators, and transmit signal levels which aid in rapid country qualifications
- Host port allows direct parallel interface to standard 8-bit microprocessors
- HDLC framing at all speeds
- On-chip peripherals
 - Full-Duplex voice band AFE with 12-Bit resolution
 - Synchronous serial interface port
 - Eye pattern interface
- Low power consumption: 50 mA typical
- 44-Pin PLCC and LQFP packages



- Single +5 VDC power supply
- 0° to +70° C commercial temperature range

➤ **Note:** International Telecommunications Union (ITU), formerly CCITT.

GENERAL DESCRIPTION

The Z02922 TransPro™ is a synchronous single-chip modem solution that enables construction of either a V.22bis modem capable of 2400 bps full-duplex, or a 9600 bps half-duplex over dial-up lines. The Z02922 is specifically designed for use in embedded modem applications where space, performance, and low power consumption are key requirements.

The Z02922 TransPro includes a Quick Connect handshake option that allows the user to make handshakes in 50 milliseconds or less. This feature is especially useful in transaction processing applications such as credit card terminals and network access controllers, where a small amount of data is transmitted.

Operating over the Public Switched Telephone Network (PSTN), the Z02922 TransPro™ meets the modem standards for V.29, V.22bis, V.22, V.23, V.21, Bell 212A, and Bell 103.

The Z02922 includes automatic handshakes, and also includes manual control over handshake timings. Manual handshake control allows the user to develop handshakes for specific requirements, such as for some point of sale equipment that includes custom handshakes.

A typical modem application can be created by simply adding a control microprocessor (Host), phone line interface, and DTE interface (see Figure 1).

The Z02922 TransPro performs HDLC framing at all speeds. This capability eliminates the requirement for an external Serial Input/Output (SIO) device for Data Terminal Equipment (DTE) in products incorporating error control.

All modulation, demodulation, filtering, A/D and D/A conversion functions for transmit and receive are provided on-chip. Automatic and selectable compromise equalizers are included to optimize performance over a wide range of line types.

The Z02922 device compensates for a wide variety of adverse line conditions by using a combination of fixed link, fixed cable, and adaptive equalizers.

The Z02922 provides comprehensive selectable and programmable tone generation and detection.

All digital I/O signals are TTL compatible. The parallel interface is compatible with standard 8-bit microprocessors, allowing direct access to eight I/O registers and indirect access to the modem RAM.



The RAM access capability allows the Host to retrieve diagnostic data, modem/line status and control data, and set programmable coefficients. The serial interface is used for data transfer. All control and status information is transferred by means of the parallel interface.

The Z02922 transmit drivers and receive amplifiers can be connected directly to a Data Access Arrangement (DAA) by means of a transformer. Completing this connection reduces the external circuits to a minimum.

In addition, the Z02922 offers further system level savings by providing built-in filters for both the Transmitter Analog Output and the Receiver Analog Input, thus eliminating the requirement for external filtering components.

The Z02922 device operates on a single +5 VDC power supply. During periods of no traffic, the Host can place the modem into SLEEP mode, reducing power consumption to less than 1 percent of full load power.

- **Note:** All signals with an overline, “—”, are active Low. For example, B/W, in which WORD is active Low; or \overline{B}/W , in which BYTE is active Low.

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V_{CC}	V_{DD}
Ground	GND	V_{SS}




Figure 1. Z02922 Block Diagram

User Information

The ZiLOG Z02922 TransPro data pump can be selected for either parallel or serial synchronous data transfer under software control. Figure 2 is a block diagram of the general modem chip interface. The hardware and software configurations can be customized for a particular modem application. The parallel interface allows direct access to 7 I/O registers, indirect access to the modem RAM, and is compatible with the Z8, Z80, Z18X family, and other 8-bit microprocessors. The serial interface is used for data transfer. Controls and status information are transferred via the parallel interface. The RAM access capability allows indirect access

to diagnostic data, additional status control, and programmable coefficients. The hardware and software interfaces are presented in the subsequent sections.




Figure 2. Z02922 System Block Diagram

Pin Description

Figure 3 illustrates the Pin assignments for Z02922 44-Lead PLCC. Figure 4 illustrates the Pin assignments for Z02922 44-Lead LQFP. Table 1 describes the Pin number, its symbol, and the Input/Output direction for both packages.

Z02922
Transaction Processing Modem Data Pump W/Integrated AFE



6




Figure 3. Z02922 44-Lead PLCC Pin Assignments




Figure 4. Z02922 44-Lead LQFP Pin Identification



Pin Description

Table 1. Z02922 Pin Assignments

PLCC Pin	LQFP Pin	Signal	Direction
1	28	RESET	
2	29	Gnd	
3	30	Test1	Input
4	31	Eyclk	Output
5	32	Eyeout	Output
6	33	Eyestb	Output
7	34	AVdd	
8	35	TXO+	Output
9	36	TXO-	Output
10	37	Agnd	
11	38	Vref	Output
12	39	Agnd	
13	40	CF1	Input
14	41	CF2	Input
15	42	RXI-	Input
16	43	RXI+	Input
17	44	AVdd	
18	1	HCS	Input
19	2	HA0	Input
20	3	HA1	Input
21	4	HA2	Input
22	5	HIRQ	Output
23	6	HWR	Input
24	7	Vdd	
25	8	HRD	Input
26	9	Gnd	
27	10	HD0	Input/Output
28	11	HD1	Input/Output



Table 1. Z02922 Pin Assignments (Continued)

PLCC Pin	LQFP Pin	Signal	Direction
29	12	HD2	Input/Output
30	13	HD3	Input/Output
31	14	HD4	Input/Output
32	15	HD5	Input/Output
33	16	HD6	Input/Output
34	17	HD7	Input/Output
35	18	RLSD	Output
36	19	RxD	Output
37	20	TClk	Output
38	21	TxD	Input
39	22	OH	Output
40	23	RTS	Input
41	24	Test2/RClk	Input/Output
42	25	Xtal	Output
43	26	Extal	Input
44	27	Vdd	

PIN FUNCTIONS

HD7–HD0 Host Data Bus (Bidirectional, Active High)

HD0–HD7 constitutes an 8-bit bidirectional data bus used for the transfer of control and status information.

HCS Host Chip Select (Input, Active Low)

When \overline{CS} is LOW, data transfer between the data pump and the Host is enabled. Data transfers to the data pump registers are 8 bits wide.

HWR Host Write Enable Strobe (Input, Active Low)

The write enable strobe is an active LOW signal that is used to initiate a write operation to the data pump. During a write operation, data is sent to the data pump by the Host via the Host data bus.

HRD Host Read Enable Strobe (Input, Active Low)



The read enable strobe is an active LOW signal that is used to initiate a read operation from the data pump. During a read operation, data is transferred out of the data pump by the Host via the Host data bus.

HIRQ Host Interrupt Request (Output, Active Low)

The **HIRQ** is an open-drain output that can be tied through an external pull-up resistor to the digital power supply V_{DD} . The HIRQ active LOW data pump output can be activated when the Host selects this option or requests by setting the RXIE or TXIE bits in the data pump Host Register. This pin can be connected to the Host interrupt request pin to initiate Host service.

RESET Reset (Input, Active Low)

The **RESET** signal places the device into its reset state.

HA2–HA0 Host Address (Input, Active High)

These three register select lines (pins) are used for addressing the controller accessible internal registers of the data pump. When HCS is active, the state of the HA2–HA0 is used as the internal data pump interface register address. HA2 is the most significant bit; HA0 is the least significant bit.

RLSD Receive Line Signal Detect (Output, Active Low)

This pin indicates when an input signal has been detected.

RXD Receive Data (Output)

The data pump serial receive data is presented by the data pump to the local DTE on the RXD output.

TCLK Transmit Serial Data Clock (Output)

The serial data output clock is a synchronous data clock used to transfer serial data between the data pump and the Host. The clock frequencies are 2400, 1200, and 300 Hz, corresponding to the supported data bit rates.

TXD Transmit Data (Input)

The data pump accepts the serial transmit data from the local DTE on the TXD input when the data pump is configured to the serial transmit data mode. The serial transmit data mode is selected when the TDPM bit (b4) of the RAM control/data pump Status register (reg 6) is reset to 0.

OH Off Hook Relay Control (Output, Active Low)

This pin is activated to drive a relay which engages the modem with the phone line. (Modem equivalent of picking up the receiver).

RTS Request To Send (Input, Active Low)

The logical OR of this pin and the RTSP bit (Reg 4.3), determines the data pump mode of operation. When the result of the logical OR of these two bits is logic 1,



then the data pump is in transmit mode at the selected speed, thereby placing the data pump in receive mode. In standby mode, the state of this pin is insignificant.

EYECLK *Eye Pattern Clock* (Output, Active High)

Data is valid at the rising edge of the clock. The EYECLK can be used to clock an external D/A converter shift register for eye pattern display.

EYEOUT *Eye Pattern Data* (Output, Active High)

This pin controls the serial 16-bit eye pattern output data. The first 8 bits is the EYEX data, and the next 8-bits are the EYEY data. This data can be used for display on an oscilloscope X- and Y-axis following D/A conversion.

EYESTB *Serial Eye Pattern Strobe* (Output, Active High)

This signal can be used for loading an external D/A converter.

TXO+ *Transmit Differential Analog Output Positive* (Analog Output)

The TXO+, TXO– is capable of driving a 600-ohm resistive load over a leased line or public switched telephone network via a Data Access Arrangement (DAA). The TXO– and TXO+ can be configured either as a differential or single-ended output driver.

TXO– *Transmit Differential Analog Output Negative* (Analog Output)

The TXO–, TXO+ is capable of driving a 600-ohm resistive load over a leased line or public switched telephone network via a Data Access Arrangement (DAA).

RXI– *Receive Differential Analog Input Negative* (Analog Input)

RXI+ *Receive Differential Analog Input Positive* (Analog Input)

TEST1 *Test Pin 1* (Input, Active High)

This pin is a test pin and must be tied to digital ground.

TEST2/RCLK *Test Pin 2, Receive Data Clock* (Output, Active High)

This pin is a test pin and must be tied to digital ground through a pull-down resistor. The resistor should be LOW enough to ensure this pin floats below 0.8V when the part is in the $\overline{\text{RESET}}$ state. After $\overline{\text{RESET}}$, this pin becomes the Receive Data Clock Output. The resistor must be high enough to drive the output to 1. This pin is a synchronous data clock used to transfer serial data between the data pump and the Host. The clock frequencies are 2400, 1200, and 300 Hz corresponding to the supported data bit rates.

Vref *Reference Voltage* (Output, Active High)

An internally generated reference voltage.



XTAL *Crystal* (Output, Active High)

Crystal oscillator connection. This pin must be left open if an external clock is used instead of a crystal. The data pump chip can be connected to an external crystal circuit consisting of 24.576-MHz (parallel resonant) crystal, a resistor, and two capacitors.

EXTAL External Clock/*Crystal* (Input, Active High)

Crystal oscillator connection. An external clock can be input to the Z02280 on this pin when a crystal is not used. The oscillator input is not a TTL-level (reference DC characteristics).

CF1 and CF2 *Integration Capacitor Pins 1 and 2* (Analog Input)

Connect an 82pF capacitor between CF2 and CF1 to complete the internal feed-back integration filter for improved analog A/D performance.

GND *Digital ground*–0 Volts

V_{DD} *Digital Power*–5 Volts

AV_{DD} *Analog Power*–5 Volts

AGND *Analog Ground*–0 Volts



Absolute Maximum Ratings

Table 2. Absolute Maximum Ratings

Symbol	Description	Min	Max	Units
V _{CC}	Supply Voltage	-0.3	+7.0	V
T _{OPR} (com)	Operating Temperature	0	+70	°C
T _{STG}	Storage Temperature	-65	+150	°C



Caution: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This rating is a stress rating only. Operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Standard Test Conditions

The DC Parameters are tested as per Table 6. The Z02922 tester has active loads which are used to test the loading for I_{OH} and I_{OR}.

Available operating temperature range is as follows, where: S = Standard Temperature Range:

S = 0°C to +70°C

Voltage Supply Range:

$$+4.5 \text{ V} \leq V_{\text{CC}} \leq +5.5 \text{ V}$$

All AC parameters assume a load capacitance of 100 pF. Add 10 ns delay for each 50 pF increase in load up to a maximum of 150 pF for the data bus, and 100 pF for address and control lines.



Environmental and Power Requirements

The modem power and environmental requirements are indicated in Table 4 and Table 5.

Table 3. Modem Power Requirements

Voltage	Current Typical @ 25°C	Current Maximum @ 0°C
+5 V _{DC} , Operating	50 mA	<=100 mA
+5 V _{DC} , Sleep	25 µA	<=125 µA

Note: All voltages are ±5% DC and must feature ripple less than 0.1V peak to peak. If switching supply is used, the frequency ranges may be between 20 kHz and 150 kHz. No component of the switching frequency should be present outside of the supply greater than 500 µV peak.

Table 4. Environmental Requirements

Parameter	Value
Ambient Temperature Under Bias (Commercial Temp Range)	0°C to +70°C
Storage Temperature	-65°C to +150°C
Voltage on any pin to V _{SS}	-0.3V to +7V
Power Dissipation	250 mW
Soldering Temperature 0.5 sec	+230°C

Table 5. Suggested Crystal Specification (C₁=C₂=20pF*, C₀=2pF)

Parameter	Value
Temperature Range (Commercial)	0°C to +70°C
Nominal Frequency @ 25°C	24.576 MHz
Frequency Tolerance @ 25°C	±20 ppm
Temperature Stability @ 0°C to 70°C	±25 ppm
Calibration Mode	Parallel Resonant
Shunt Capacitance	4 pF max.
Load Capacitance	15 pF
Drive Level	1.5 mW max.
Aging, per Year Max.	± 5 ppm

**Table 5. Suggested Crystal Specification ($C_1=C_2=20\text{pF}^*$, $C_0=2\text{pF}$) (Continued)**

Parameter	Value
Oscillation Mode	Fundamental
Series Resistance	25 ohms max.
Q	70
* includes pin parasitics	
Note: Suggested reading: IEEE JSSC p222-228 April 1980 IEEE JSSC p744-783 June 1988	

DC CHARACTERISTICS

Table 6 describes the TDC Pin Characteristics.

Table 6. TDC Pin Characteristics

Parameter	Description	Minimum	Typical	Maximum	Units	Test Conditions
Pin Types I and I/O: Input and Input-Output						
V_{IH}	Input High Voltage	2	—	$V_{CC} + 0.3$	V	
V_{IL}	Input Low Voltage	0	—	0.8	V	
I_L	Input Leakage Current	-10	—	10	μA	$\text{GND} < V_0 < V_{DD}$
Pin Types O and IO: Output and Input-Output						
V_{OH}	Output High Voltage	2.4	—	—	V	$I_{OH} = -200 \text{ mA}$
V_{OL}	Output Low Voltage	0	—	0.4	V	$I_{OI} = -2.2 \text{ mA}$
I_{OZ}	Tri-state Leakage Current	-10	—	10	μA	$\text{GND} < V_0 < V_{DD}$
Pin Types I-PU and I-PD: Input with Internal Pull-Up/Pull-Down Resistor						
V_{IH}	Input High Voltage	2		$V_{CC} + 0.3$	V	
V_{IL}	Input Low Voltage	0		0.8	V	
I_{IL}	Input Current	-10		10	μA	$\text{GND} < V_0 < V_{DD}$
Pin Type XI: Crystal Input						
V_{IH}	Input High Voltage	$V_{DD} \times 0.8$		V_{DD}	V	
V_{IL}	Input Low Voltage	0				
Pin Type O-OD: Output with Open-Drain						
V_{OL}	Output Low Voltage	0	—	0.4		$I_{OI} = 2.2 \text{ mA}$



Table 6. TDC Pin Characteristics

Parameter	Description	Minimum	Typical	Maximum	Units	Test Conditions
I_{OZ}	Tri-state Leakage Current	-10	-	10	μA	$\text{GND} < V_0 < V_{DD}$
Pin Type XO: Crystal Output						
V_{OH}	Output High Voltage	$V_{DD} - 1$		V_{DD}	V	$I_{OH} = 1.0 \text{ mA}$
V_{OL}	Output Low Voltage	0		1	V	$I_{OI} = -1.0 \text{ mA}$
Pin Type AI: Analog Input						
V_{DC}	Input Bias Offset	$V_{REF} - 15$	V_{REF}	$V_{REF} + 15$	mV	
I_L	Input Current	-100	-	100	μA	
C_{IN}	Input Capacitance	-	10	-	pF	
R_{IN}	Input Resistance	-	20	-	Kohm	
Pin Type AO: Analog Output						
V_O	Analog Output Voltage	$V_{REF} - 1.163$	V_{REF}	$V_{REF} + 1.163$	mV	
V_{OFF}	Output DC Offset	$V_{REF} - 40$	V_{REF}	$V_{REF} + 40$	mV	
R_O	Output Resistance	-	0.8	-	Ohm	
C_O	Output Capacitance	-	10	-	pF	
Z_I	Load Impedance	400	600	Infinite	Ohm	
Pin Type PWR: Power and Ground						
V_{DD}	Digital Supply Voltage	4.75	5	5.25	V	Voltage
GND	Digital Ground	-	-	0	-	
AV_{DD}	Analog Supply Voltage	V_{DD}	V_{DD}	V_{DD}	V	
AGND	Analog Ground	GND	GND	GND	V	
I_{DD1}	Digital Supply Current	-	45	90	mA	Operating
I_{ADD1}	Analog Supply Current	-	5	10	mA	Operating
I_{DD2}	Digital Supply Current	-	20	100	μA	Sleep Mode
I_{ADD2}	Analog Supply Current	-	5	25	μA	Sleep Mode

AC CHARACTERISTICS

Timing Diagrams

Figure 5 illustrates the microprocessor interface Read/Write Diagram.




Figure 5. Microprocessor Interface Read/Write Diagram

Table 5 describes the microprocessor interface timing.

Table 7. Microprocessor Interface Timing

Description	Parameter	Minimum	Typical	Maximum	Units
Read Timing					
HA0-2 and HCS to HRD Setup Time	1	0	—	—	ns
HA0-2 to HRD Setup Time	2	0	—	—	ns
HRD to Data Access Time	3	—	25	85	ns
HRD Data Hold	4	0	10	—	ns
HA0-2 and HCS Hold From HRD	5	0	—	—	ns
Write Timing					
HA0-2 and HCS to HWR Setup Time	6	70	—	—	ns
HCS to HWR Setup Time	7	70	—	—	ns
Data to HWR Setup Time	8	0	—	—	ns
HWR Data Hold	9	10	—	—	ns
HA0-2 and HCS Hold from HWR	10	10	—	—	ns
HWR Pulse Width	11	25	—	—	ns

Table 7. Microprocessor Interface Timing

Description	Parameter	Minimum	Typical	Maximum	Units
Reset Timing					
Reset Pulse Width		1.0	—	—	μs
Reset Rise Time		—	—	100	ns

Figure 6 illustrates the Serial Port Timing Diagram and Table 8 describes the Serial Interface Timing.




Figure 6. Serial Port Timing Diagram

Table 8. Serial Interface Timing

Description	Parameter	Minimum	Typical	Maximum	Units
RXD Data Valid Delay Time	1	—	12	—	ns
TXD Data Setup Time	2	100	—	—	ns
TXD Data Hold Time	3	100	—	—	ns

Timing Diagrams

Figure 6 illustrates the Eye Pattern Port Timing Diagram, and Table 7 describes the Z02922 Analog Characteristics.




Figure 7. Eye Pattern Port Timing Diagram

Table 9. Analog Characteristics Table

Description	Parameter	Minimum	Typical	Maximum	Units
Input impedance of transformer interface	1	400	1200	–	Ohm
3 dB point of interface	2	21	26.5	32.5	kHz
External integration capacitance Type NPO (COG)	3	73	82	90	pF

ANALOG INPUTS: TYPE A1

Table 10 describes the Z02922 Analog Inputs for Type A1I

Table 10. Type A1 Analog Inputs

AC Characteristics	Sym	Minimum	Typical	Maximum	Units
Input Impedance (DC to V _{REF})	Z _{IN}	15K	25K	–	Ω
Power Supply Rejection	P _{SRRi}	40	–	–	dB
Input Current	I _i	–80	–	80	μA
Idle Channel Noise (3950 Hz Bandwidth)	I _{CNi}	–	–	–72	dBm
Signal to Distortion	S _{TDi}	30	–	–	dB



These characteristics below are provided for information only. They are not tested except in the functional test vectors.

Characteristics	Sym	Minimum	Typical	Maximum	Units
Input Capacitance	C_{IN}	—	10	—	pF
Input Bias	V_{DCOFF}	—	+2.5	—	V
Analog Input Voltage (peak differential), (23)	V_{PKI}	-2.362	—	+2.362	V
Analog Input Voltage (per RXI+. RXI- pin)	V_{PKIP}	-1.181	—	+1.181	V

ANALOG OUTPUTS: TYPE A0

Table 11 describes the Z02922 Analog Inputs for Type A0

Table 11. Type A0 Analog Outputs

AC Characteristics	Sym	Minimum	Typical	Maximum	Units
Power Supply Rejection	P_{SRRO}	40	—	—	dB
Signal to Distortion	S_{TDO}	35	—	—	dB
Idle Channel Noise (3950 Hz Bandwidth)	I_{CNO}	—	—	-72	dBm
Out of Band Noise	N_{qo}				dBm
4–8 kHz	—	—	-20		dBm
8–12 kHz	—	—	-40		dBm
12 kHz and above in 4 kHz Bandwidths	—	—	-55		dBm

Characteristics	Sym	Minimum	Typical	Maximum	Units
Output Impedance	Z_{out}	—	0.80	—	Ω
Output Capacitance	C_{out}	—	10	—	pF
Analog Output Voltage (Peak Differential), (24)	V_{pk0}	-2.375	—	+2.375	V
Load Impedance (25)	Z_l	400	600	—	—