



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!




Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Zilog

Z08470 Customer
Procurement Spec (CPS)

GENERAL DESCRIPTION

The Z80 DART (Dual-Channel Asynchronous Receiver/Transmitter) is a dual-channel, multifunction peripheral component that satisfies a wide variety of asynchronous serial data communications requirements in microcomputer systems. The Z80 DART is used as a serial-to-parallel, parallel-to-serial, converter/controller in asynchronous applications. In addition, the device also provides modem controls for both channels. In applications where modem controls are not needed, these lines can be used for general-purpose I/O.

0	1	40	D ₈
0 ₁	2	36	D ₇
0 ₂	3	32	D ₆
0 ₃	4	28	D ₅
0 ₄	5	24	D ₄
0 ₅	6	20	D ₃
0 ₆	7	16	D ₂
0 ₇	8	12	D ₁
0 ₈	9	8	D ₀
0 ₉	10	4	D ₀
0 ₁₀	11	3	RD/STB
0 ₁₁	12	2	RD/STB
0 ₁₂	13	1	RD/STB
0 ₁₃	14	0	RD/STB
0 ₁₄	15	0	RD/STB
0 ₁₅	16	0	RD/STB
0 ₁₆	17	0	RD/STB
0 ₁₇	18	0	RD/STB
0 ₁₈	19	0	RD/STB
0 ₁₉	20	0	RD/STB
0 ₂₀	21	0	RD/STB
0 ₂₁	22	0	RD/STB
0 ₂₂	23	0	RD/STB
0 ₂₃	24	0	RD/STB
0 ₂₄	25	0	RD/STB
0 ₂₅	26	0	RD/STB
0 ₂₆	27	0	RD/STB
0 ₂₇	28	0	RD/STB
0 ₂₈	29	0	RD/STB
0 ₂₉	30	0	RD/STB
0 ₃₀	31	0	RD/STB
0 ₃₁	32	0	RD/STB

40-Pin Dual-In-Line Package (DIP),
Pin Assignments

Z80 is a registered trademark of Zilog, Inc.
Copyright 1986 by Zilog, Inc.
All rights reserved. Specifications (parameters) on products delivered in the future are subject to change without notice. All parameters are tested, except those which are characterized or guaranteed by design.

Zilog, Inc. 1315 Dell Ave. Campbell, California 95008
Telephone (408) 370-8000 TWX 910-338-7621

00-2847-01

(MARC0M) DC2847 DOCUMENT CONTROL
MASTER

DC CHARACTERISTICS


Symbol	Parameter	Min	Max	Units	Test Conditions
V _{CC}	Clock Input Low Voltage	-0.2 ^a	+0.45 ^b	V	V _{CC} = 2.0 mA 0.4 < V _{IN} < 2.0 V 0.4 < V _{OUT} < 2.0 V R _{IN} Load Current 100 μA
V _{CC}	Clock Input High Voltage	V _{CC} - 0.8 ^a	+0.85 ^b	V	
V _{IN}	Input Low Voltage	-0.2 ^a	+0.18 ^b	V	
V _{IN}	Input High Voltage	+2.0 ^a	+0.85 ^b	V	
V _{OH}	Output Low Voltage	+0.4 ^a	+0.4 ^b	V	
V _{OH}	Output High Voltage	+2.4 ^a	+1.0 ^b	V	
I _{OH}	Input/3-Slew Output Leakage Current	-10 ^a	+10 ^b	μA	
I _{OL}	Input/3-Slew Output Leakage Current	-10 ^a	+10 ^b	μA	
I _{CC}	Power Supply Current	-40 ^a	+10 ^b	mA	
I _{CC}	Power Supply Current	-40 ^a	+10 ^b	mA	

^a Tested
^b Guaranteed by Design
^c Guaranteed by Characterization

AC CHARACTERISTICS^a

Number	Symbol	Parameter	280-4 DART		280-6 DART	
			Min	Max	Min	Max
1	T _{DC}	Clock Cycle Time	250 ^a	4000 ^a	185 ^a	4000 ^a
2	T _{HCH}	Clock Width (High)	105 ^a	2000 ^a	70 ^a	2000 ^a
3	T _{TC}	Clock Fall Time	30 ^a	30 ^a	15 ^a	15 ^a
4	T _{CC}	Clock Rise Time	30 ^a	30 ^a	15 ^a	15 ^a
5	T _{HC}	Clock Width (Low)	105 ^a	2000 ^a	70 ^a	2000 ^a
6	T _{ANDQ}	CE, C _{EN} Setup to Clock Setup Time	145 ^a	115 ^a	80 ^a	80 ^a
7	T _{ANDQ}	Q _{EN} , \overline{RD} to Clock Setup Time	115 ^a	220 ^a	80 ^a	150 ^a
8	T _{ANDQ}	Clock 1 to Data Out Delay	50 ^a	110 ^a	30 ^a	90 ^a
9	T _{ANDQ}	Data In to Clock Setup (Write or Hit Cycle)	50 ^a	110 ^a	30 ^a	90 ^a
10	T _{ANDQ}	\overline{RD} to Data Out Read Delay	110 ^a	160 ^a	75 ^a	100 ^a
11	T _{ANDQ}	Q _{EN} to Data Out Delay (TRACK Cycle)	90 ^a	140 ^a	75 ^a	100 ^a
12	T _{ANDQ}	Q _{EN} to Clock Setup Time	140 ^a	190 ^a	120 ^a	160 ^a
13	T _{ANDQ}	Q _{EN} to Q _{EN} Setup Time (TRACK Cycle)	140 ^a	190 ^a	120 ^a	160 ^a
14	T _{ANDQ}	Q _{EN} to Q _{EN} Delay (Setup before hit)	100 ^a	150 ^a	70 ^a	100 ^a
15	T _{ANDQ}	Q _{EN} to Q _{EN} Delay (After ED decode)	100 ^a	150 ^a	70 ^a	100 ^a
16	T _{ANDQ}	Q _{EN} to Q _{EN} Delay	100 ^a	150 ^a	70 ^a	100 ^a
17	T _{ANDQ}	Q _{EN} to \overline{RD} Delay	200 ^a	210 ^a	150 ^a	175 ^a
18	T _{ANDQ}	Q _{EN} to Q _{EN} Delay (Ready Mode)	210 ^a	210 ^a	175 ^a	175 ^a
19	T _{ANDQ}	Q _{EN} to \overline{RD} Delay (Ready Mode)	120 ^a	130 ^a	100 ^a	100 ^a
20	T _{ANDQ}	Q _{EN} to \overline{RD} Delay (Hit Mode)	130 ^a	130 ^a	110 ^a	110 ^a

^a Units in microseconds (μs)
^b Tested
^c Guaranteed by Design
^d Guaranteed by Characterization



AC CHARACTERISTICS (Continued)

Number	Symbol	Parameter	280-4 DART		280-6 DART	
			Min	Max	Min	Max
1	T _{WH}	Pulse Width (High)	200 ^a	200 ^a	200 ^a	200 ^a
2	T _{WL}	Pulse Width (Low)	200 ^a	200 ^a	200 ^a	200 ^a
3	T _{CH}	Q _{EN} Cycle Time	400 ^a	300 ^a	300 ^a	300 ^a
4	T _{CH}	Q _{EN} Width (Low)	180 ^a	100 ^a	100 ^a	100 ^a
5	T _{CH}	Q _{EN} Width (High)	180 ^a	100 ^a	100 ^a	100 ^a
6	T _{ANDQ}	Q _{EN} to \overline{RD} Delay	300 ^a	220 ^a	220 ^a	220 ^a
7	T _{ANDQ}	Q _{EN} to \overline{RD} Delay (Ready Mode)	5 ^a	5 ^a	5 ^a	5 ^a
8	T _{ANDQ}	Q _{EN} to \overline{RD} Delay	5 ^a	5 ^a	5 ^a	5 ^a
9	T _{ANDQ}	Q _{EN} Cycle Time	400 ^a	300 ^a	300 ^a	300 ^a
10	T _{ANDQ}	Q _{EN} Width (Low)	180 ^a	100 ^a	100 ^a	100 ^a
11	T _{ANDQ}	Q _{EN} Width (High)	180 ^a	100 ^a	100 ^a	100 ^a
12	T _{ANDQ}	\overline{RD} to Q _{EN} Setup Time (Hit Mode)	0 ^a	0 ^a	0 ^a	0 ^a
13	T _{ANDQ}	\overline{RD} Hold Time (Hit Mode)	140 ^a	100 ^a	100 ^a	100 ^a
14	T _{ANDQ}	Q _{EN} to \overline{RD} Delay (Ready Mode)	10 ^a	13 ^a	10 ^a	13 ^a
15	T _{ANDQ}	Q _{EN} to \overline{RD} Delay	10 ^a	13 ^a	10 ^a	13 ^a

^a In all modes, the System Clock rate must be at least five times the maximum data rate. RESET must be active a minimum of one complete clock cycle.
¹ Units equal to System Clock Period.
² Units in microseconds (μs)
^b Tested
^c Guaranteed by Design
^d Guaranteed by Characterization