

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Z16C01/C02

CPU CENTRAL PROCESSING UNIT

FEATURES

	Memory	Memory	Speed
Part	Address	Extension	(MHz)
Z16C01	8 Mbytes	48 Mbytes	10
Z16C02	64 Kbytes	384 Kbytes	10

- 40/48-Pin PDIP and 44-Pin PLCC Packages
- \blacksquare +4.5 ≤ V_{cc} ≤ +5.5-Volt Operating Range
- Low-Power CMOS
- 0°C to +70°C Temperature Range

- Extendable Register Files
- Nine Basic Instruction Types
- Eight User-Selectable Addressing Modes
- Seven Data Types
- Supports Three Interrupt Types and Four Traps
- RISC-Like Load/Store Architecture

GENERAL DESCRIPTION

The Z16C01/C02 CPU are members of the 16-bit processor and controller family. Designed using a RISC-like Load/Store architecture, the CPU can operate in either system or normal modes, permitting privileged operations and improving operating system organization and implementation.

To boost the main CPU's performance capability, the processor core includes hardwired control and is a 16-bit real-time processor functioning at register access speeds. Register flexibility is created by grouping or overlapping multiple registers, and by allowing extended register file capabilities as the system expands. Easy extended register file control is accomplished through a single instruction stream communication.

The CPU supports three types of interrupts (non-maskable, vectored, and non-vectored) and four traps (system call, extended process architecture instruction, privileged instructions, and segmentation trap). The vectored and non-vectored interrupts are maskable.

The processor's resources include seven data types that range from bits to 32-bit long words, and byte and word strings, plus eight user-selectable addressing modes. The nine basic instruction types can be combined with various data types and addressing modes to form a powerful set of 414 instructions.

The extended processing architecture features provide a modular approach to expanding both the hardware and software capabilities of the Z16C01/C02.

Notes:


All Signals with a preceding front slash, "/", are active Low, e.g.: B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:


Connection	Circuit	Device
Power	V _{cc}	V _{DD}
Ground	GND	V _{ss}

CPS95SCC0103 (3/95)

GENERAL DESCRIPTION (Continued)




Z16C00 CPU Functional Block Diagram




Z16C01/C02 Signal Descriptions

PIN DESCRIPTION



Z16C01 48-Pin PDIP



Z16C02 44-Pin PLCC

ABSOLUTE MAXIMUM RATINGS

Voltages on V_{cc} with respect to V_{cc}	0.3V to +7.0V
Voltages on all inputs with respect to	0
V _{SS}	0.3V to V_{cc} +0.3V
Storage Temperature	

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operating of the device at any condition above these indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

STANDARD TEST CONDITIONS


The DC characteristics below apply for the following test conditions, unless otherwise noted. All voltages are referenced to GND (0V). Positive current flows into the referenced pin.

Available operating temperature ranges are:

- S = 0°C to +70°C, + 4.5 $V \le V_{CC} \le$ + 5.5V (Z16C01, Z16C02)
- E = -40°C to +100°C, + 4.5V ≤ V_{cc} ≤ + 5.5V (Z16C01, Z16C02)

All AC parameters assume a total load capacitance (including parasitic capacitances) or 100 pf max, except for parameter 6 (50 pf max). Timing reference between two output signals assume a load difference of 50 pf max.

The Ordering Information section lists package temperature ranges and product numbers.



Test Load Diagram

DC CHARACTERISTICS

Sym	Parameter	MIN	MAX	Units	Condition	
V _{CH}	Clock Input High Voltage	V _{cc} -0.4	V _{cc} +0.3	٧	Driven by External Clock Generator	
V _{CL}	Clock input Low Voltage	~~0.3	ິັ0.45	٧	Driven by External Clock Generator	
V _{IH}	Input High Voltage	2.0	V _{cc} +0.3	γ		
v,, reset	Input High Voltage on /RESET Pin	2.4	V _{cc} +0.3	V		
V _{II} NMI	Input High Voltage on NMI Pin	2.4	V _{cc} +0.3	V		
V	Input Low Voltage	-0.3	0.8	٧		
√ _{oH}	Output High Voltage	2.4		٧	$I_{0H} = -250uA$	
lor OL	Output Low Voltage		0.4	V	$l_{01} = +2.0 \text{mA}$	
UL	Input Leakage		±10	μA	0.4V ≤ VIN ≤ +2.4V	
SEGT	Input Leakage on /SEGT Pin	-100	100	μA		
	Output Leakage		±10	μA	0.4V ≤ VIN ≤ +2.4V	
OL OL	V _{cc} Power Supply Current		35	mA	10MHz	



FOOTNOTES TO AC CHARACTERISTICS

No.	Symbol	Z16C01/2 10 MHz Equation	
11 13 16 17 19	TdA(DR) TdDS(A) TdDW(DS) TdA(MR) TwMRh	2TcC+TwCh-60ns TwCl+5ns TcC+TwCh-30ns TwCh-20ns TcC-20ns	
20 21 22 25 27	TdMR(A) TdDW(DSW) TdMR(DR) TdA(AS) TdAS(DR)	TwCl-20ns TwCh-25ns 2TcC-60ns TwCh-20ns 2TcC-60ns	
28 29 30 32 33	TdDS(AS) TwAS TdAS(A) TdAS(DSR) TdDSR(DR)	TwCI-20ns TwCh-5ns TwCI-10ns TwCI-5ns TcC+TwCh-60ns	
35 36 38 40 41	TdDS(DW) TdA(DSR) TwDSR TwDSW TdDSI(DR)	TwCI-15ns TcC-35ns TcC+TwCh-30ns TcC-25ns 2TcC-80ns	
43 44 46 48 68 69	TwDS TdAS(DSA) TdDSA(DR) TdS(AS) TwA TdDS(s)	2TcC-40ns 4TcC+TwCl-30ns 2TcC+TwCh-75ns TwCh-20ns TcC-50ns TwCl-10ns	

AC Timing Test Conditions:

 $\begin{aligned} & V_{\text{OL}} = 0.8V \\ & V_{\text{OH}} = 2.0V \\ & V_{\text{IL}} = 0.8V \\ & V_{\text{IH}} = 2.4V \\ & V_{\text{ILC}} = 0.45V \\ & V_{\text{IHC}} = V_{\text{cc}} - 0.4V \end{aligned}$



AC CHARACTERISTICS

			Z16C01 10 MH	
No.	Symbol	Parameter	Min	Max
1	TcC	Clock Cycle Time	100	
2	TwCh	Clock Width (High)	40	
3	TwCl	Clock Width (Low)	40	
4	TfC	Clock Fall Time		10
5	TrC	Clock Rise Time		
6	TdC(SNv)	Clock+ Segment Number Valid (50pf load)		
7	TdC(SNn)	Clock +Segment Number Not Valid	0	
8	TdC(Bz)	Clock + Bus Float		50
9	TdC(A)	Clock +Address Valid		50
10	TdC(Az)	Clock + Address Float		50
11	TdA(DR)	Address Valid to Read Data Required Valid		180*
12	TsDR(C)	Read Data to Clock Fall Setup Time	20	
13	TdDS(A)	/DS+Address Active	45*	
14	TdC(DW)	Clock + Write Data Valid		. 60
15	ThDR(DS)	Read Data to /DS Rise Hold Time	0	
16	TdDW(DS)	Write Data Valid to /DS Rise Delay	110*	
17	TdA(MR)	Address Valid to /MREQ Fall Delay	20*	
18	TdC(MR)	Clock Fall to /MREQ Fall Delay		50
19	TwMRh	/MREQ Width (High)	80*	
20	TdMR(A)	/MPEO E Address Not Active	20*	
21		/MREQ [Address Not Active	20*	
22	TdDW(DSW)	Write Data Valid to /DS Fall (Write) Delay	15*	440#
	TdMR(DR)	/MREQ [Read Data Required Valid		140 * 20, 12 (12)
23	TdC(MR)	Clock Fall /MREQ Rise Delay		250 a se a constituir de la constituir d
24	TdC(ASf)	Clock + /AS Fall Delay	004	35
25	TdA(AS)	Address Valid to /AS Rise Delay	20*	
26	TdC(ASr)	Clock [/AS Rise Delay		25
27	TdAS(DR)	/AS + Read Data Required Valid		. 140*
28	TdDS(AS)	/DS + /AS Fall Delay	20*	
29	TwAS	/AS Width (Low)	35*	
30	TdAS(A)	/AS + Address Not Active Delay	30*	
31	TdAz(DŚR)	Address Float to /DS (Read) Fall Delay	0	
32	TdAS(DSR)	/AS + /DS (Read) Fall Delay		35*
33	TdDSR(DR)	/DS (Read) Fall to Read Data Required Valid		80*
34	TdC(DSr)	Clock Fall to /DS Rise Delay		30
35	TdDS(DW)	/DS + Write Data Not Valid	25*	
36	TdA(DSR)	Address Valid to /DS (Read) Fall Delay	65*	
37	TdC(DSR)	Clock Rise /DS (Read) Fall Delay		45
38	TwDSR	/DS (Read) Width (Low)	110*	
39	TdC(DSW)	Clock Fall to /DS (Write) Fall Delay		45 (46)
40	TwDSW	/DS (Write) Width (Low)	75*	
41	TdDSI(DR)	/DS (I/O) [Read Data Required Valid	34.44 BV	120*
42	TdC(DSf)	Clock [/DS (I/O) Fall Delay	Se CAND 2	45
43	TwDS	/DS (I/O) Width (Low)	160*	
44	TdAS(DSA)	/AS + /DS (Acknowledge) Fall Delay	410*	
45	TdC(DSA)	Clock + /DS (Acknowledge) Fall Delay		1 45
46	TdDSA(DR)	/DS (Acknowledge) [Read Data Required Delay		165*
47	TdC(S)	Clock Rise to Status Valid Delay		50
<u></u>				




AC CHARACTERISTICS (Continued)

No. Symbol Parameter Min Max 48 TdS(AS) Status Valid to /AS Rise Delay 20* 49 TSR(C) /RESET to Clock Rise Setup Time 35 50 ThR(C) /RESET to Clock Rise Hold Time 0 51 TwNMI /MMI Width (Low) 35 52 TsNMI(C) /NMI to Clock Rise Setup Time 35 53 TsVI(C) /VI, /NVI to Clock Rise Setup Time 35 54 ThVI(C) /VI, /NVI to Clock Rise Hold Time 10 55 TsSGT(C) /SEGT to Clock Rise Setup Time 35 56 ThSGT(C) /SEGT to Clock Rise Hold Time 10 57 TsMI(C) /MI to Clock Rise Setup Time 35 58 ThMI(C) /MI to Clock Rise Hold Time 0 59 TdC(MO) Clock Rise to /Busack Fall Setup Time 35 61 ThSTP(C) /STOP to Clock Fall Hold Time 5 62 TsWC) /WAIT to Clock Rise Setup Time 35 63 ThBRQ(C) /BUSREQ				Z16C01/2 10 MHz		
49 TSR(C) /RESET to Clock Rise Setup Time 35 50 ThR(C) /RESET to Clock Rise Hold Time 0 51 TwNMI /NMI Width (Low) 35 52 TsNMI(C) /NIM to Clock Rise Setup Time 35 53 TsVI(C) /VI, /NVI to Clock Rise Setup Time 35 54 ThVI(C) /VI, /NVI to Clock Rise Hold Time 10 55 TsSGT(C) /SEGT to Clock Rise Setup Time 35 56 ThSGT(C) /SEGT to Clock Rise Hold Time 10 57 TsMI(C) /MI to Clock Rise Hold Time 0 58 ThMI(C) /MI to Clock Rise Hold Time 0 59 TdC(MO) Clock Rise to /MO Delay 50 60 TsSTP(C) /STOP to Clock Fall Setup Time 35 61 ThSTP(C) /STOP to Clock Fall Hold Time 0 62 TsW(C) /WAIT to Clock Rise Hold Time 5 64 TsBRQ(C) /BUSREQ to Clock Rise Belay 35 65 ThBRQ(C) /BUSREQ to Clock Rise Hold Time 5 66 TdC(BAKr) Clock Rise to /BU	No.	Symbol	Parameter			
50 ThR(C) /RESET to Clock Rise Hold Time 0 51 TwNMI /NMI width (Low) 35 52 TsNMI(C) /NMI to Clock Rise Setup Time 35 53 TsVI(C) /VI, /NVI to Clock Rise Setup Time 35 54 ThVI(C) /VI, /NVI to Clock Rise Hold Time 10 55 TsSGT(C) /SEGT to Clock Rise Betup Time 35 56 ThSGT(C) /SEGT to Clock Rise Hold Time 10 57 TsMI(C) /MI to Clock Rise Betup Time 35 58 ThMI(C) /MI to Clock Rise Hold Time 0 59 TdC(MO) Clock Rise to /MO Delay 50 60 TsSTP(C) /STOP to Clock Fall Setup Time 35 61 ThSTP(C) /STOP to Clock Fall Hold Time 0 62 TsW(C) /WAIT to Clock Fall Setup Time 5 63 ThW(C) /WAIT to Clock Rise Setup Time 35 64 TsBRQ(C) /BUSREQ to Clock Rise Setup Time 35 65 ThBRQ(C) /BUSREQ to Clock Ris				20*		
51 TwNMI /NMI width (Low) 35 52 TsNMI(C) /NMI to Clock Rise Setup Time 35 53 TsVI(C) /VI, /NVI to Clock Rise Setup Time 35 54 ThVI(C) /VI, /NVI to Clock Rise Hold Time 10 55 TsSGT(C) /SEGT to Clock Rise Setup Time 35 56 ThSGT(C) /SEGT to Clock Rise Hold Time 10 57 TsMI(C) /MI to Clock Rise Setup Time 35 58 ThMI(C) /MI to Clock Rise Hold Time 0 59 TdC(MO) Clock Rise to /MO Delay 50 60 TsSTP(C) /STOP to Clock Fall Setup Time 35 61 ThSTP(C) /STOP to Clock Fall Hold Time 0 62 TsW(C) /WAIT to Clock Fall Setup Time 5 63 ThW(C) /WAIT to Clock Rise Setup Time 35 65 ThBRQ(C) /BUSREQ to Clock Rise Hold Time 5 65 ThBRQ(C) /BUSREQ to Clock Rise Hold Time 5 66 TdC(BAKr) Clock Rise to /BUS						
52 TsNMI(C) /NMI to Clock Rise Setup Time 35 53 TsVI(C) /VI, /NVI to Clock Rise Setup Time 35 54 ThVI(C) /VI, /NVI to Clock Rise Setup Time 10 55 TsSGT(C) /SEGT to Clock Rise Setup Time 35 56 ThSGT(C) /SEGT to Clock Rise Hold Time 10 57 TsMI(C) /MI to Clock Rise Setup Time 35 58 ThMI(C) /MI to Clock Rise Hold Time 0 59 TdC(MO) Clock Rise to /MO Delay 50 60 TsSTP(C) /STOP to Clock Fall Setup Time 35 61 ThSTP(C) /STOP to Clock Fall Hold Time 0 62 TsW(C) /WAIT to Clock Fall Setup Time 5 63 ThW(C) /WAIT to Clock Rise Setup Time 35 64 TsBRQ(C) /BUSREQ to Clock Rise Hold Time 5 65 ThBRQ(C) /BUSREQ to Clock Rise Hold Time 5 66 TdC(BAKr) Clock Rise to /BUSACK Rise Delay 35 67 TdC(BAKf) Clock Rise to /BUSACK Fall Delay 35 68 TwA				그 동생들은 사람들이 불어나는 사람들이 되었다면 하는 사람들이 되었다.		
53 TsVI(C) /VI, /NVI to Clock Rise Setup Time 35 54 ThVI(C) /VI, /NVI to Clock Rise Hold Time 10 55 TsSGT(C) /SEGT to Clock Rise Hold Time 10 56 ThSGT(C) /SEGT to Clock Rise Hold Time 10 57 TsMI(C) /MI to Clock Rise Setup Time 35 58 ThMI(C) /MI to Clock Rise Hold Time 0 59 TdC(MO) Clock Rise to /MO Delay 50 60 TsSTP(C) /STOP to Clock Fall Setup Time 35 61 ThSTP(C) /STOP to Clock Fall Hold Time 0 62 TsW(C) /WAIT to Clock Fall Setup Time 5 63 ThW(C) /WAIT to Clock Rise Setup Time 35 64 TsBRQ(C) /BUSREQ to Clock Rise Setup Time 35 65 ThBRQ(C) /BUSREQ to Clock Rise Hold Time 5 66 TdC(BAKr) Clock Rise to /BUSACK Rise Delay 35 67 TdC(BAKr) Clock Rise to /BUSACK Fall Delay 35 68 TwA <td< td=""><td></td><td></td><td></td><td></td></td<>						
54 ThVI(C) /VI, /NVI to Clock Rise Hold Time 10 55 TsSGT(C) /SEGT to Clock Rise Setup Time 35 56 ThSGT(C) /SEGT to Clock Rise Hold Time 10 57 TsMI(C) /MI to Clock Rise Setup Time 35 58 ThMI(C) /MI to Clock Rise Hold Time 0 59 TdC(MO) Clock Rise to /MO Delay 50 60 TsSTP(C) /STOP to Clock Fall Setup Time 35 61 ThSTP(C) /STOP to Clock Fall Hold Time 0 62 TsW(C) /WAIT to Clock Fall Setup Time 5 63 ThW(C) /WAIT to Clock Rise Setup Time 35 64 TsBRQ(C) /BUSREQ to Clock Rise Setup Time 35 65 ThBRQ(C) /BUSREQ to Clock Rise Hold Time 5 66 TdC(BAKr) Clock Rise to /BUSACK Rise Delay 35 67 TdC(BAKr) Clock Rise to /BUSACK Fall Delay 35 68 TwA Address Valid Width 50*						
55 TsSGT(C) /SEGT to Clock Rise Setup Time 35 56 ThSGT(C) /SEGT to Clock Rise Hold Time 10 57 TsMI(C) /MI to Clock Rise Setup Time 35 58 ThMI(C) /MI to Clock Rise Hold Time 0 59 TdC(MO) Clock Rise to /MO Delay 50 60 TsSTP(C) /STOP to Clock Fall Setup Time 35 61 ThSTP(C) /STOP to Clock Fall Hold Time 0 62 TsW(C) /WAIT to Clock Fall Hold Time 5 64 TsBRQ(C) /BUSREQ to Clock Rise Setup Time 35 65 ThBRQ(C) /BUSREQ to Clock Rise Hold Time 5 66 TdC(BAKr) Clock Rise to /BUSACK Rise Delay 35 67 TdC(BAKr) Clock Rise to /BUSACK Fall Delay 35 68 TwA Address Valid Width 50*						
56 ThSGT(C) /SEGT to Clock Rise Hold Time 10 57 TsMI(C) /MI to Clock Rise Setup Time 35 58 ThMI(C) /MI to Clock Rise Hold Time 0 59 TdC(MO) Clock Rise to /MO Delay 50 60 TsSTP(C) /STOP to Clock Fall Setup Time 35 61 ThSTP(C) /STOP to Clock Fall Hold Time 0 62 TsW(C) /WAIT to Clock Fall Hold Time 5 63 ThW(C) /WAIT to Clock Rise Setup Time 35 64 TsBRQ(C) /BUSREQ to Clock Rise Setup Time 35 65 ThBRQ(C) /BUSREQ to Clock Rise Hold Time 5 66 TdC(BAKr) Clock Rise to /BUSACK Rise Delay 35 67 TdC(BAKr) Clock Rise to /BUSACK Fall Delay 35 68 TwA Address Valid Width 50*	54	invi(C)	/VI, /NVI to Clock Rise Hold Time	사용 (J. 10 : 호텔 기업 : - ^ ^		
57 TsMI(C) /MI to Clock Rise Setup Time 35 58 ThMI(C) /MI to Clock Rise Hold Time 0 59 TdC(MO) Clock Rise to /MO Delay 50 60 TsSTP(C) /STOP to Clock Fall Setup Time 35 61 ThSTP(C) /STOP to Clock Fall Hold Time 0 62 TsW(C) /WAIT to Clock Fall Setup Time 20 63 ThW(C) /WAIT to Clock Fall Hold Time 5 64 TsBRQ(C) /BUSREQ to Clock Rise Setup Time 35 65 ThBRQ(C) /BUSREQ to Clock Rise Hold Time 5 66 TdC(BAKr) Clock Rise to /BUSACK Rise Delay 35 67 TdC(BAKf) Clock Rise to /BUSACK Fall Delay 35 68 TwA Address Valld Width 50*				35		
ThMI(C) /MI to Clock Rise Hold Time 0 TdC(M0) Clock Rise to /MO Delay 50 TsSTP(C) /STOP to Clock Fall Setup Time 35 ThSTP(C) /STOP to Clock Fall Hold Time 0 TsSW(C) /WAIT to Clock Fall Hold Time 5 ThW(C) /WAIT to Clock Fall Hold Time 5 TbW(C) /WAIT to Clock Fall Hold Time 5 TbW(C) /BUSREQ to Clock Rise Setup Time 35 ThBRQ(C) /BUSREQ to Clock Rise Hold Time 5 TdC(BAKr) Clock Rise to /BUSACK Rise Delay 35 TdC(BAKr) Clock Rise to /BUSACK Fall Delay 35 TwA Address Valid Width 50*						
TdC(MO) Clock Rise to /MO Delay TsSTP(C) /STOP to Clock Fall Setup Time ThSTP(C) /STOP to Clock Fall Hold Time ThSTP(C) /STOP to Clock Fall Hold Time ThSTP(C) /STOP to Clock Fall Setup Time ThSTP(C) /WAIT to Clock Fall Setup Time ThW(C) /WAIT to Clock Fall Hold Time ThW(C) /WAIT to Clock Fall Hold Time ThBRQ(C) /BUSREQ to Clock Rise Setup Time ThBRQ(C) /BUSREQ to Clock Rise Hold Time				원, 그 본 35 일 원생 스탠딩 경기를 보고 있다.		
TsSTP(C) /STOP to Clock Fall Setup Time 35 ThSTP(C) /STOP to Clock Fall Setup Time 0 TsW(C) /STOP to Clock Fall Hold Time 0 TsW(C) /WAIT to Clock Fall Setup Time 5 ThW(C) /WAIT to Clock Fall Hold Time 5 Hold TsBRQ(C) /BUSREQ to Clock Rise Setup Time 35 ThBRQ(C) /BUSREQ to Clock Rise Hold Time 5 TdC(BAKr) Clock Rise to /BUSACK Rise Delay 35 TdC(BAKf) Clock Rise to /BUSACK Fall Delay 35 TwA Address Valid Width 50*						
61 ThSTP(C) /STOP to Clock Fall Hold Time 0 62 TsW(C) /WAIT to Clock Fall Setup Time 20 63 ThW(C) /WAIT to Clock Fall Hold Time 5 64 TsBRQ(C) /BUSREQ to Clock Rise Setup Time 35 65 ThBRQ(C) /BUSREQ to Clock Rise Hold Time 5 66 TdC(BAKr) Clock Rise to /BUSACK Rise Delay 35 67 TdC(BAKf) Clock Rise to /BUSACK Fall Delay 35 68 TwA Address Valid Width 50*						
62 TsW(C) /WAIT to Clock Fall Setup Time 20 63 ThW(C) /WAIT to Clock Fall Hold Time 5 64 TsBRQ(C) /BUSREQ to Clock Rise Setup Time 35 65 ThBRQ(C) /BUSREQ to Clock Rise Hold Time 5 66 TdC(BAKr) Clock Rise to /BUSACK Rise Delay 35 67 TdC(BAKf) Clock Rise to /BUSACK Fall Delay 35 68 TwA Address Valid Width 50*						
ThW(C) /WAIT to Clock Fall Hold Time 5 Key Tabra Colock Fall Hold Time 5 Key Tabra Colock Rise To Clock Rise Setup Time 35 Key Tabra Colock Rise To Clock Rise Hold Time 5 Key Tabra Colock Rise To /BUSACK Rise Delay 35 Key Tabra Colock Rise To /BUSACK Fall Delay 35	61	InSTP(C)	/STOP to Clock Fall Hold Time			
64 TsBRQ(C) /BUSREQ to Clock Rise Setup Time 35 65 ThBRQ(C) /BUSREQ to Clock Rise Hold Time 5 66 TdC(BAKr) Clock Rise to /BUSACK Rise Delay 35 67 TdC(BAKf) Clock Rise to /BUSACK Fall Delay 35 68 TwA Address Valid Width 50*	62	TsW(C)	/WAIT to Clock Fall Setup Time	20		
65 ThBRQ(C) /BUSREQ to Clock Rise Hold Time 5 66 TdC(BAKr) Clock Rise to /BUSACK Rise Delay 35 67 TdC(BAKf) Clock Rise to /BUSACK Fall Delay 35 68 TwA Address Valid Width 50*	1.	ThW(C)		기타는 (1 5 일) 그 경우는 사람들이 보고 있다.		
66 TdC(BAKr) Clock Rise to /BUSACK Rise Delay 35 67 TdC(BAKr) Clock Rise to /BUSACK Fall Delay 35 68 TwA Address Valid Width 50*			/BUSREQ to Clock Rise Setup Time			
67 TdC(BAKf) Clock Rise to /BUSACK Fall Delay 35 68 TwA Address Valid Width 50*			/BUSREQ to Clock Rise Hold Time			
68 TwA Address Valid Width 50*				[2] [12] [14] [14] [15] [15] [15] [15] [15] [15] [15] [15		
그 그 사는 그 그 그 그 사는 이 사람들은 경기를 잃었다면 사람들이 되었다. 그는 사람들이 되었다는 사람들이 되었다면 하는 사람들이 되었다. 그는 사람들이 되었다면 하는 사람들이 되었다. 그 그 사람들이 되었다면 하는 사람들이 되었다면 되었다면 하는 사람들이 되었			Clock Rise to /BUSACK Fall Delay			
69 TdDS(S) /DS Rise to STATUS Not Valid 30*						
	69	TdDS(S)	/DS Rise to STATUS Not Valid	2017년 대 30* 전문 기업을 하는 기계 등 시간 등 기업		


^{*} Clock-cycle time-dependent characteristics. See Footnotes to AC Characteristics. ** Clock may be stopped. † Units in nanoseconds (ns).

COMPOSITE AC TIMING DIAGRAM




Composite AC Timing


TIMING DIAGRAMS




Reset Timing




Input/Output Timing




Interrupt and Segment Trap Request/Acknowledge Timing



Memory Read and Write Timing



Bus Request/Acknowledge Timing



Stop Timing

© 1995 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056

Internet: http://www.zilog.com/zilog General Questions: info@zilog.com