



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Motor Control MCUs

Z16FMC Series

Product Specification

PS028703-0611

PRELIMINARY



Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2011 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore!, ZNEO and Z16FMC are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.

Revision History

Each instance in the following revision history table reflects a change to this document from its previous version. For more details, refer to the corresponding pages or appropriate links provided in the table.

| Date | Revision Level | Section | Description | Page |
|----------|----------------|----------------------------|---|---|
| Jun 2011 | 03 | Electrical Characteristics | Corrected V_{COFF} value in Comparator Electrical Characteristics table. | 309 |
| Dec 2010 | 02 | Packaging | Minor corrections to the Zilog Part Numbers table and to the Part Number Suffix Designations map. | 319 , 321 |
| Nov 2010 | 01 | | Original issue. | N/A |

Table of Contents

| | |
|---|------|
| Revision History | iii |
| List of Figures | xiv |
| List of Tables | xvii |
| Introduction | 1 |
| Features | 1 |
| Block Diagram | 2 |
| ZNEO CPU Features | 2 |
| Flash Z16FMC Controller | 3 |
| Random Access Memory | 3 |
| Motor Control Peripherals Overview | 3 |
| 10-Bit Analog-to-Digital Converter with Programmable Gain Amplifier | 3 |
| Analog Comparator | 3 |
| Operational Amplifier | 3 |
| General-Purpose Input/Output | 4 |
| Universal Asynchronous Receiver/Transmitter | 4 |
| Infrared Encoder/Decoders | 4 |
| Inter-Integrated Circuit Master/Slave Controller | 4 |
| Enhanced Serial Peripheral Interface | 4 |
| DMA Controller | 4 |
| Pulse Width Modulator | 4 |
| Standard Timers | 5 |
| Interrupt Controller | 5 |
| Crystal Oscillator | 5 |
| Reset Controller | 5 |
| On-Chip Debugger | 5 |
| Signal and Pin Descriptions | 6 |
| Pin Configuration | 6 |
| Signal Descriptions | 8 |
| Pin Characteristics | 10 |
| Address Space | 12 |
| Memory Map | 12 |
| Internal Non-Volatile Memory | 13 |
| Internal RAM | 14 |
| Input/Output Memory | 14 |
| Input/Output Memory Precautions | 14 |
| CPU Control Registers | 14 |

| | |
|---|----|
| Endianness | 15 |
| Bus Widths | 15 |
| Peripheral Address Map | 17 |
| Reset and Stop Mode Recovery | 29 |
| Reset Types | 29 |
| System Reset | 30 |
| Power-On Reset | 31 |
| Voltage Brownout Reset | 31 |
| Watchdog Timer Reset | 32 |
| External Pin Reset | 33 |
| External Reset Indicator | 33 |
| User Reset | 33 |
| Fault Detect Logic Reset | 33 |
| Stop Mode Recovery | 33 |
| Stop Mode Recovery Using WDT time-out | 34 |
| Stop Mode Recovery Using a GPIO Port Pin Transition | 34 |
| Reset Status and Control Register | 35 |
| Low-Power Modes | 36 |
| STOP Mode | 36 |
| HALT Mode | 36 |
| Peripheral-Level Power Control | 37 |
| Power Control Option Bits | 37 |
| General-Purpose Input/Output | 38 |
| GPIO Port Availability | 38 |
| Architecture | 38 |
| GPIO Alternate Functions | 39 |
| GPIO Interrupts | 41 |
| GPIO Control Register Definitions | 41 |
| Port A–H Input Data Registers | 41 |
| Port A–H Output Data Registers | 42 |
| Port A–H Data Direction Registers | 42 |
| Port A–H High Drive Enable Registers | 43 |
| Port A–H Alternate Function High and Low Registers | 43 |
| Port A–H Output Control Registers | 44 |
| Port A–H Pull-Up Enable Registers | 45 |
| Port A–H Stop Mode Recovery Source Enable Registers | 46 |
| Port A IRQ MUX1 Register | 46 |
| Port A IRQ MUX Register | 47 |
| Port A IRQ Edge Register | 47 |

| | |
|---|----|
| Port C IRQ MUX Register | 48 |
| Interrupt Controller | 49 |
| Interrupt Vector Listing | 49 |
| Architecture | 51 |
| Operation | 51 |
| Master Interrupt Enable | 52 |
| Interrupt Vectors and Priority | 52 |
| System Exceptions | 52 |
| Interrupt Assertion | 53 |
| System Exception Status Registers | 53 |
| Last IRQ Register | 54 |
| Interrupt Request 0 Register | 55 |
| Interrupt Request 1 Register | 56 |
| Interrupt Request 2 Register | 57 |
| IRQ0 Enable High and Low Bit Registers | 59 |
| IRQ1 Enable High and Low Bit Registers | 60 |
| IRQ2 Enable High and Low Bit Registers | 61 |
| Timers | 64 |
| Architecture | 64 |
| Operation | 65 |
| Timer Operating Modes | 66 |
| Reading Timer Count Values | 75 |
| Timer Control Register Definitions | 75 |
| Timer 0–2 High and Low Byte Registers | 75 |
| Timer X Reload High and Low Byte Registers | 76 |
| Timer 0–2 PWM High and Low Byte Registers | 77 |
| Timer 0–2 Control Registers | 78 |
| Multi-Channel PWM Timer | 84 |
| Architecture | 84 |
| Operation | 85 |
| PWM Option Bits | 85 |
| PWM Reload Event | 86 |
| PWM Prescaler | 86 |
| PWM Period and Count Resolution | 86 |
| PWM Duty Cycle Registers | 88 |
| Independent and Complementary PWM Outputs | 88 |
| Manual Off-state Control of PWM Output Channels | 89 |
| Deadband Insertion | 89 |
| Minimum PWM Pulse Width Filter | 89 |
| Synchronization of PWM and ADC | 90 |

| | |
|---|-----|
| Synchronized Current-Sense Sample and Hold | 90 |
| PWM Timer and Fault Interrupts | 90 |
| Fault Detection and Protection | 90 |
| PWM Operation in CPU HALT Mode | 91 |
| PWM Operation in CPU STOP Mode | 91 |
| Observing the State of PWM Output Channels | 91 |
| PWM Control Register Definitions | 91 |
| PWM High and Low Byte Registers | 91 |
| PWM Reload High and Low Byte Registers | 92 |
| PWM 0–2 Duty Cycle High and Low Byte Registers | 94 |
| PWM Control 0 Register | 95 |
| PWM Control 1 Register | 96 |
| PWM Deadband Register | 97 |
| PWM Minimum Pulse Width Filter | 97 |
| PWM Fault Mask Register | 98 |
| PWM Fault Status Register | 99 |
| PWM Fault Control Register | 100 |
| PWM Input Sample Register | 101 |
| PWM Output Control Register | 102 |
| Current-Sense Sample and Hold Control Registers | 102 |
| Watchdog Timer | 104 |
| Operation | 104 |
| Watchdog Timer Refresh | 105 |
| Watchdog Timer time-out Response | 105 |
| Watchdog Timer Reload Unlock Sequence | 106 |
| Watchdog Timer Register Definitions | 106 |
| Watchdog Timer Reload High and Low Byte Registers | 106 |
| LIN-UART | 108 |
| Architecture | 108 |
| Operation | 109 |
| Data Format for Standard UART Modes | 109 |
| Transmitting Data using the Polled Method | 110 |
| Transmitting Data Using Interrupt-Driven Method | 111 |
| Receiving Data Using Polled Method | 112 |
| Receiving Data using the Interrupt-Driven Method | 113 |
| Clear To Send Operation | 114 |
| External Driver Enable | 114 |
| LIN-UART Special Modes | 115 |
| MULTIPROCESSOR (9-bit) Mode | 115 |
| LIN Protocol Mode | 117 |

| | |
|---|-----|
| LIN-UART Interrupts | 120 |
| LIN-UART DMA Interface | 123 |
| LIN-UART Baud Rate Generator | 123 |
| Noise Filter | 124 |
| Architecture | 124 |
| Operation | 125 |
| LIN-UART Control Register Definitions | 126 |
| LIN-UART Transmit Data Register | 126 |
| LIN-UART Receive Data Register | 127 |
| LIN-UART Status 0 Register | 128 |
| LIN-UART Mode Select and Status Register | 132 |
| LIN-UART Control 0 Register | 134 |
| LIN-UART Control 1 Registers | 136 |
| LIN-UART Address Compare Register | 140 |
| LIN-UART Baud Rate High and Low Byte Registers | 140 |
| Infrared Encoder/Decoder | 145 |
| Architecture | 145 |
| Operation | 145 |
| Transmitting IrDA Data | 146 |
| Receiving IrDA Data | 147 |
| Infrared Encoder/Decoder Control Register Definitions | 148 |
| Enhanced Serial Peripheral Interface | 149 |
| Architecture | 149 |
| ESPI Signals | 151 |
| Master-In/Slave-Out | 151 |
| Master-Out/Slave-In | 151 |
| Serial Clock | 151 |
| Slave Select | 152 |
| ESPI Register Overview | 152 |
| Comparison with Basic SPI Block | 152 |
| Operation | 153 |
| Throughput | 154 |
| ESPI Clock Phase and Polarity Control | 154 |
| Modes of Operation | 156 |
| SPI Protocol Configuration | 159 |
| Error Detection | 162 |
| ESPI Interrupts | 163 |
| DMA Interface | 164 |
| ESPI Baud Rate Generator | 165 |
| ESPI Control Register Definitions | 166 |

| | |
|---|-----|
| ESPI Data Register | 166 |
| ESPI Transmit Data Command Register | 167 |
| ESPI Control Register | 168 |
| ESPI Mode Register | 170 |
| ESPI Status Register | 171 |
| ESPI State Register | 173 |
| ESPI Baud Rate High and Low Byte Registers | 174 |
| I2C Master/Slave Controller | 176 |
| Architecture | 176 |
| I2C Master/Slave Controller Registers | 178 |
| Comparison with Master Mode only I2C Controller | 178 |
| Operation | 179 |
| SDA and SCL Signals | 179 |
| I2C Interrupts | 179 |
| Start and Stop Conditions | 181 |
| Software Control of I2C Transactions | 182 |
| Master Transactions | 182 |
| Slave Transactions | 190 |
| DMA Control of I2C Transactions | 197 |
| I2C Control Register Definitions | 200 |
| I2C Data Register | 200 |
| I2C Interrupt Status Register | 201 |
| I2C Control Register | 202 |
| I2C Baud Rate High and Low Byte Registers | 204 |
| I2C State Register | 205 |
| I2C Mode Register | 209 |
| I2C Slave Address Register | 210 |
| Analog Functions | 211 |
| ADC Overview | 212 |
| Architecture | 212 |
| Operation | 212 |
| ADC Timing | 213 |
| ADC Interrupts | 214 |
| ADC0 Timer0 Capture | 214 |
| ADC Convert on Read | 214 |
| Reference Buffer, RBUF | 215 |
| Internal Voltage Reference Generator | 215 |
| ADC Control Register Definitions | 215 |
| ADC0 Control Register 0 | 215 |
| ADC0 Data High Byte Register | 216 |

| | |
|---|-----|
| ADC0 Data Low Bits Register | 217 |
| Sample Settling Time Register | 217 |
| Sample Time Register | 219 |
| ADC Clock Prescale Register | 219 |
| ADC0 Max Register | 220 |
| ADC Timer0 Capture Register | 221 |
| Comparator and Operational Amplifier Overview | 221 |
| Comparator Operation | 222 |
| Operational Amplifier Operation | 222 |
| Interrupts | 223 |
| Comparator Control Register Definitions | 223 |
| Comparator and Operational Amplifier Control Register | 223 |
| DMA Controller | 225 |
| DMA Features | 225 |
| DMA Description | 227 |
| DMA Register Description | 227 |
| DMA Control Bit Definitions | 229 |
| DMA Water Mark | 230 |
| DMA Peripheral Interface signals | 230 |
| Buffer Closure | 231 |
| DMA Modes | 232 |
| Linked List Mode | 234 |
| DMA Priority | 237 |
| DMA Interrupts | 238 |
| DMA Request Select Register | 238 |
| DMA Control Registers | 241 |
| DMA Control Register | 242 |
| DMA X Transfer Length Register | 243 |
| DMA Destination Address | 244 |
| DMA Source Address Registers | 244 |
| DMA List Address Register | 245 |
| Flash Memory | 247 |
| Information Area | 248 |
| Operation | 249 |
| Flash Read Protection | 249 |
| Flash Write/Erase Protection | 249 |
| Programming | 250 |
| Page Erase | 251 |
| Mass Erase | 251 |
| Flash Controller Bypass | 251 |

| | |
|---|-----|
| Flash Controller Behavior using the On-Chip Debugger | 251 |
| Flash Control Register Definitions | 252 |
| Flash Command Register | 252 |
| Flash Status Register | 253 |
| Flash Control Register | 254 |
| Flash Sector Protect Register | 254 |
| Flash Page Select Register | 255 |
| Option Bits | 256 |
| Option Bit Configuration By Reset | 256 |
| Option Bit Address Space | 256 |
| Program Memory Address 0000H | 256 |
| Program Memory Address 0001H | 258 |
| Program Memory Address 0002H | 259 |
| Program Memory Address 0003H | 259 |
| Information Area | 260 |
| IPO Trim Registers (Information Area Address 0021H and 0022H) | 260 |
| ADC Reference Voltage Trim (Information Area Address 0023H) | 261 |
| On-Chip Debugger | 262 |
| Architecture | 262 |
| Operation | 263 |
| On-Chip Debug Enable | 263 |
| Serial Interface | 264 |
| Serial Data Format | 264 |
| Baud Rate Generator | 265 |
| Auto-Baud Detector | 266 |
| Line Control | 267 |
| 9-Bit Mode | 268 |
| Start Bit Flow Control | 268 |
| Initialization | 269 |
| Initialization During Reset | 269 |
| Debug Lock | 269 |
| Error Reset | 270 |
| DEBUG HALT Mode | 270 |
| Reading and Writing Memory | 270 |
| Reading Memory CRC | 271 |
| Breakpoints | 271 |
| Instruction Trace | 272 |
| On-Chip Debugger Commands | 273 |
| Cyclic Redundancy Check | 277 |
| Memory Cyclic Redundancy Check | 277 |

| | |
|---|-----|
| UART Mode | 277 |
| Serial Errors | 278 |
| Interrupts | 278 |
| DBG pin used as a GPIO pin | 278 |
| Control Register Definitions | 279 |
| Receive Data Register | 279 |
| Transmit Data Register | 279 |
| Baud Rate Reload Register | 280 |
| Line Control Register | 280 |
| Status Register | 282 |
| Debug Control Register | 283 |
| OCD Control Register | 284 |
| OCD Status Register | 285 |
| Hardware Breakpoint Registers | 287 |
| Trace Control Register | 288 |
| Trace Address Register | 289 |
| On-Chip Oscillator | 290 |
| Operating Modes | 290 |
| Crystal Oscillator Operation | 290 |
| Oscillator Operation with an External RC Network | 292 |
| Internal Precision Oscillator | 294 |
| Operation | 294 |
| Oscillator Control | 295 |
| Operation | 295 |
| System Clock Selection | 295 |
| Clock Selection Following System Reset | 296 |
| Clock Failure Detection and Recovery | 297 |
| Oscillator Control Register Definitions | 297 |
| Oscillator Control Register | 297 |
| Oscillator Divide Register | 299 |
| Electrical Characteristics | 300 |
| Absolute Maximum Ratings | 300 |
| DC Characteristics | 300 |
| On-Chip Peripheral AC and DC Electrical Characteristics | 305 |
| AC Characteristics | 310 |
| General Purpose I/O Port Input Data Sample Timing | 311 |
| On-Chip Debugger Timing | 312 |
| SPI Master Mode Timing | 312 |
| SPI Slave Mode Timing | 314 |

| | |
|---------------------------------------|-----|
| I2C Timing | 315 |
| UART Timing | 315 |
| Packaging | 318 |
| Ordering Information | 318 |
| Part Number Suffix Designations | 321 |
| Precharacterization Product | 321 |
| Index | 322 |
| Customer Support | 328 |

List of Figures

| | | |
|------------|--|-----|
| Figure 1. | Z16FMC Series Block Diagram | 2 |
| Figure 2. | Z16FMC in the 64-Pin Low-Profile Quad Flat Package (LQFP) | 7 |
| Figure 3. | Physical Memory Map | 13 |
| Figure 4. | Endianness of Words and Quads | 15 |
| Figure 5. | Alignment of Word and Quad Operations on 16-bit Memories | 16 |
| Figure 6. | Power-On reset Operation | 31 |
| Figure 7. | Voltage Brownout Reset Operation | 32 |
| Figure 8. | GPIO Port Pin Block Diagram | 39 |
| Figure 9. | Interrupt Controller Block Diagram | 51 |
| Figure 10. | Timer Block Diagram | 65 |
| Figure 11. | PWM Block Diagram | 85 |
| Figure 12. | Edge-Aligned PWM Output | 87 |
| Figure 13. | Center-Aligned PWM Output | 87 |
| Figure 14. | LIN-UART Block Diagram | 109 |
| Figure 15. | LIN-UART Asynchronous Data Format without Parity | 110 |
| Figure 16. | LIN-UART Asynchronous Data Format with Parity | 110 |
| Figure 17. | LIN-UART Driver Enable Signal Timing (shown with 1 Stop Bit and Parity) | 115 |
| Figure 18. | LIN-UART Asynchronous MULTIPROCESSOR Mode Data Format | 116 |
| Figure 19. | LIN-UART Receiver Interrupt Service Routine Flow | 122 |
| Figure 20. | Noise Filter System Block Diagram | 125 |
| Figure 21. | Noise Filter Operation | 126 |
| Figure 22. | Infrared Data Communication System Block Diagram | 145 |
| Figure 23. | Infrared Data Transmission | 146 |
| Figure 24. | Infrared Data Reception | 147 |
| Figure 25. | ESPI Block Diagram | 150 |
| Figure 26. | ESPI Timing when PHASE = 0 | 155 |
| Figure 27. | ESPI Timing when PHASE = 1 | 156 |
| Figure 28. | SPI Mode (SSMD = 000) | 158 |
| Figure 29. | I2S mode (SSMD = 010) | 159 |
| Figure 30. | ESPI Configured as an SPI Master in a Single Master, Single Slave System | 160 |

| | |
|---|-----|
| Figure 31. ESPI Configured as an SPI Master in a Single Master, Multiple Slave System | 160 |
| Figure 32. ESPI Configured as an SPI Slave | 162 |
| Figure 33. I2C Controller Block Diagram | 177 |
| Figure 34. Data Transfer Format – Master Write Transaction with a 7-Bit Address | 184 |
| Figure 35. Data Transfer Format – Master Write Transaction with 10-Bit Address | 185 |
| Figure 36. Data Transfer Format – Master Read Transaction with 7-Bit Address | 187 |
| Figure 37. Data Transfer Format – Master Read Transaction with 10-Bit Address | 188 |
| Figure 38. Data Transfer Format – Slave Receive Transaction with 7-Bit Address | 191 |
| Figure 39. Data Transfer Format – Slave Receive Transaction with 10-Bit Address | 192 |
| Figure 40. Data Transfer Format – Slave Transmit Transaction with 7-bit Address | 194 |
| Figure 41. Data Transfer Format – Slave Transmit Transaction with 10-Bit Address | 195 |
| Figure 42. Analog Functions Block Diagram | 211 |
| Figure 43. ADC Timing Diagram | 213 |
| Figure 44. ADC Convert Timing | 214 |
| Figure 45. DMA Block Diagram | 226 |
| Figure 46. DMA Channel Registers | 227 |
| Figure 47. Direct DMA Diagram | 233 |
| Figure 48. Linked List Diagram | 235 |
| Figure 49. Flash Memory Arrangement | 248 |
| Figure 50. On-Chip Debugger Block Diagram | 263 |
| Figure 51. Interfacing the Serial Pin with an RS-232 Interface, #1 of 2 | 264 |
| Figure 52. Interfacing the Serial Pin with an RS-232 Interface, #2 of 2 | 264 |
| Figure 53. OCD Serial Data Format | 265 |
| Figure 54. Output Driver when Drive High and Open Drain Enabled | 267 |
| Figure 55. 9-Bit Mode | 268 |
| Figure 56. Start Bit Flow Control | 268 |
| Figure 57. Initialization During Reset | 269 |
| Figure 58. Recommended 20MHz Crystal Oscillator Configuration | 291 |
| Figure 59. Connecting the On-Chip Oscillator to an External RC Network | 292 |
| Figure 60. Typical RC Oscillator Frequency as a Function of External Capacitance | 293 |
| Figure 61. Typical I _{dd} Versus System Clock Frequency | 303 |
| Figure 62. Typical HALT Mode I _{dd} Versus System Clock Frequency | 304 |
| Figure 63. Stop Mode Current Versus V _{dd} | 305 |
| Figure 64. Port Input Sample Timing | 311 |
| Figure 65. SPI Master Mode Timing | 313 |

| | |
|--|-----|
| Figure 66. SPI Slave Mode Timing | 314 |
| Figure 67. I2C Timing | 315 |
| Figure 68. UART Timing with CTS | 316 |
| Figure 69. UART Timing without CTS | 317 |
| Figure 70. 64-Pin Low-Profile Quad Flat Package (LQFP) | 318 |

List of Tables

| | | |
|-----------|--|----|
| Table 1. | Signal Descriptions | 8 |
| Table 2. | Pin Characteristics of the Z16FMC | 11 |
| Table 3. | Reserved Memory Map Example | 14 |
| Table 4. | ZNeo CPU Control Registers | 15 |
| Table 5. | Register File Address Map | 17 |
| Table 6. | Reset and Stop Mode Recovery Characteristics and Latency | 29 |
| Table 7. | System Reset Sources and Resulting Reset Action | 30 |
| Table 8. | Stop Mode Recovery Sources and Resulting Action | 34 |
| Table 9. | Reset Status and Control Register (RSTSCR) | 35 |
| Table 10. | Reset Status Register Values Following Reset | 35 |
| Table 11. | GPIO Port Availability by Device | 38 |
| Table 12. | Port Alternate Function Mapping | 40 |
| Table 13. | Port A–H Input Data Registers (PxIN) | 42 |
| Table 14. | Port A–H Output Data Registers (PxOUT) | 42 |
| Table 15. | Port A–H Data Direction Registers (PxDD) | 43 |
| Table 16. | Port A–H High Drive Enable Registers (PxHDE) | 43 |
| Table 17. | Port A–H Alternate Function High Registers (PxAFH) | 44 |
| Table 18. | Port A–H Alternate Function Low Registers (PxAFL) | 44 |
| Table 19. | Alternate Function Enabling | 44 |
| Table 20. | Port A–H Output Control Registers (PxOC) | 45 |
| Table 21. | Port A–H Pull-Up Enable Registers (PxPUE) | 45 |
| Table 22. | Port A–H Stop Mode Recovery Source Enable Registers (PxSMRE) | 46 |
| Table 23. | Port A IRQ MUX1 Register (PAIMUX1) | 46 |
| Table 24. | Port A IRQ MUX Register (PAIMUX) | 47 |
| Table 25. | Port A IRQ Edge Register (PAIEDGE) | 47 |
| Table 26. | Port C IRQ MUX Register (PCIMUX) | 48 |
| Table 27. | Interrupt Vectors in Order of Priority | 49 |
| Table 28. | Interrupt Vector placement | 51 |
| Table 29. | System Exception Register High (SYSEXCPH) | 53 |
| Table 30. | System Exception Register Low (SYSEXCPL) | 54 |
| Table 31. | Last IRQ Register (LASTIRQ) | 55 |
| Table 32. | Interrupt Request 0 Register (IRQ0) and Interrupt Request 0 Set Register (IRQ0SET) | 55 |

| | | |
|-----------|--|-----|
| Table 33. | Interrupt Request 1 Register (IRQ1) and Interrupt Request 1 Set Register (IRQ1SET) | 56 |
| Table 34. | Interrupt Request 2 Register (IRQ2) and Interrupt Request 2 Set Register (IRQ2SET) | 58 |
| Table 35. | IRQ0 Enable and Priority Encoding | 59 |
| Table 36. | IRQ0 Enable High Bit Register (IRQ0ENH) | 59 |
| Table 37. | IRQ0 Enable Low Bit Register (IRQ0ENL) | 60 |
| Table 38. | IRQ1 Enable and Priority Encoding | 60 |
| Table 39. | IRQ1 Enable High Bit Register (IRQ1ENH) | 61 |
| Table 40. | IRQ1 Enable Low Bit Register (IRQ1ENL) | 61 |
| Table 41. | IRQ2 Enable and Priority Encoding | 61 |
| Table 42. | IRQ2 Enable High Bit Register (IRQ2ENH) | 62 |
| Table 43. | IRQ2 Enable Low Bit Register (IRQ2ENL) | 62 |
| Table 44. | Timer 0–2 High Byte Register (TxH) | 76 |
| Table 45. | Timer 0–2 Low Byte Register (TxL) | 76 |
| Table 46. | Timer 0–2 Reload High Byte Register (TxRH) | 77 |
| Table 47. | Timer 0–2 Reload Low Byte Register (TxRL) | 77 |
| Table 48. | Timer 0–2 PWM High Byte Register (TxPWMH) | 77 |
| Table 49. | Timer 0–2 Control 0 Register (TxCTL0) | 78 |
| Table 50. | Timer 0–2 PWM Low Byte Register (TxPWML) | 78 |
| Table 51. | Timer 0–2 Control 1 Register (TxCTL1) | 80 |
| Table 52. | PWM High Byte Register (PWMH) | 92 |
| Table 53. | PWM Low Byte Register (PWML) | 92 |
| Table 54. | PWM Reload High Byte Register (PWMRH) | 93 |
| Table 55. | PWM Reload Low Byte Register (PWML) | 93 |
| Table 56. | PWM 0–2 H/L Duty Cycle High Byte Register (PWMHxDH, PWMLxDH) | 94 |
| Table 57. | PWM 0–2 H/L Duty Cycle Low Byte Register (PWMHxDL, PWMLxDL) | 94 |
| Table 58. | PWM Control 0 Register (PWMCTL0) | 95 |
| Table 59. | PWM Control 1 Register (PWMCTL1) | 96 |
| Table 60. | PWM Deadband Register (PWMLDB) | 97 |
| Table 61. | PWM Minimum Pulse Width Filter (PWMMPF) | 97 |
| Table 62. | PWM Fault Mask Register (PWMLFM) | 98 |
| Table 63. | PWM Fault Status Register (PWMLFSTAT) | 99 |
| Table 64. | PWM Fault Control Register (PWMLFCTL) | 100 |
| Table 65. | PWM Input Sample Register (PWMLIN) | 101 |

| | | |
|------------|---|-----|
| Table 66. | PWM Output Control Register (PWMOUT) | 102 |
| Table 67. | Current-Sense Sample and Hold Control Register (CSSHR0 and CSSHR1) | 103 |
| Table 68. | Watchdog Timer Approximate time-out Delays | 105 |
| Table 69. | Watchdog Timer Reload High Byte Register (WDTH) | 107 |
| Table 70. | Watchdog Timer Reload Low Byte Register (WDTL) | 107 |
| Table 71. | LIN-UART Transmit Data Register (UxTXD) | 127 |
| Table 72. | LIN-UART Receive Data Register (UxRXD) | 128 |
| Table 73. | LIN-UART Status 0 Register – Standard UART Mode (UxSTAT0) | 129 |
| Table 74. | LIN-UART Status 0 Register – LIN Mode (UxSTAT0) | 131 |
| Table 75. | LIN-UART Mode Select and Status Register (UxMDSTAT) | 133 |
| Table 76. | LIN-UART Control 0 Register (UxCTL0) | 135 |
| Table 77. | MultiProcessor Control Register (UxCTL1 with MSEL = 000b) | 137 |
| Table 78. | Noise Filter Control Register (UxCTL1 with MSEL = 001b) | 138 |
| Table 79. | LIN Control Register (UxCTL1 with MSEL = 010b) | 139 |
| Table 80. | LIN-UART Address Compare Register (UxADDR) | 140 |
| Table 81. | LIN-UART Baud Rate High Byte Register (UxBRH) | 140 |
| Table 82. | LIN-UART Baud Rate Low Byte Register (UxBRL) | 140 |
| Table 83. | LIN-UART Baud Rates | 142 |
| Table 84. | ESPI Registers | 152 |
| Table 85. | ESPI Clock Phase and Clock Polarity Operation | 154 |
| Table 86. | ESPI Tx DMA Descriptor Command Field | 164 |
| Table 87. | ESPI Tx DMA Descriptor Status field | 164 |
| Table 88. | ESPI Rx DMA Descriptor Status field | 165 |
| Table 89. | ESPI Transmit Data Command Register (ESPITDCR) | 167 |
| Table 90. | ESPI Data Register (ESPIDATA) | 167 |
| Table 91. | ESPI Control Register (ESPICTL) | 168 |
| Table 92. | ESPI Mode Register (ESPIMODE) | 170 |
| Table 93. | ESPI Status Register (ESPISTAT) | 171 |
| Table 94. | ESPI State Register (ESPISTATE) | 173 |
| Table 95. | ESPISTATE Values and Description | 173 |
| Table 96. | ESPI Baud Rate High Byte Register (ESPIBRH) | 175 |
| Table 97. | ESPI Baud Rate Low Byte Register (ESPIBRL) | 175 |
| Table 98. | I2C Master/Slave Controller Registers | 178 |
| Table 99. | I2C Data Register (I2CDATA) | 200 |
| Table 100. | I2C Interrupt Status Register (I2CISTAT) | 201 |

| | |
|--|-----|
| Table 101. I2C Control Register (I2CCTL) | 202 |
| Table 102. I2C Baud Rate High Byte Register (I2CBRH) | 204 |
| Table 103. I2C State Register (I2CSTATE) – Description when DIAG = 0 | 205 |
| Table 104. I2C Baud Rate Low Byte Register (I2CBRL) | 205 |
| Table 105. I2C State Register (I2CSTATE) – Description when DIAG = 1 | 206 |
| Table 106. I2CSTATE_H | 207 |
| Table 107. I2CSTATE_L | 208 |
| Table 108. I2C Mode Register (I2CMODE) | 209 |
| Table 109. I2C Slave Address Register (I2CSLVAD) | 210 |
| Table 110. ADC0 Control Register 0 (ADC0CTL) | 215 |
| Table 111. ADC0 Data High Byte Register (ADC0D_H) | 216 |
| Table 112. ADC0 Data Low Bits Register (ADC0D_L) | 217 |
| Table 113. Sample and Settling Time (ADCSST) | 217 |
| Table 114. Sample Time (ADCST) | 219 |
| Table 115. ADC Clock Prescale Register (ADCCP) | 219 |
| Table 116. ADC0 MAX Register (ADC0MAX) | 220 |
| Table 117. ADC Timer0 Capture Register, high byte (ADCTCAP_H) | 221 |
| Table 118. ADC Timer0 Capture Register, low byte (ADCTCAP_L) | 221 |
| Table 119. Comparator and Op Amp Control Register (CMPOPC) | 223 |
| Table 120. Linked list Descriptor | 228 |
| Table 121. DMA Priority | 237 |
| Table 122. DMA Bandwidth Selection | 238 |
| Table 123. Flash Memory Configurations | 247 |
| Table 124. Flash Memory Sector Addresses | 247 |
| Table 125. Information Area Map | 249 |
| Table 126. Flash Command Register (FCMD) | 252 |
| Table 127. Flash Status Register (FSTAT) | 253 |
| Table 128. Flash Control Register (FCTL) | 254 |
| Table 129. Flash Sector Protect Register (FSECT) | 254 |
| Table 130. Flash Page Select Register (FPAGE) | 255 |
| Table 131. Option Bits At Program Memory Address 0000H | 257 |
| Table 132. Options Bits at Program Memory Address 0001H | 258 |
| Table 133. Options Bits at Program Memory Address 0002H | 259 |
| Table 134. Options Bits at Program Memory Address 0003H | 259 |
| Table 135. IPO Trim 1 (IPOTRIM1) | 260 |
| Table 136. IPO Trim 2 (IPOTRIM2) | 260 |

| | |
|---|-----|
| Table 137. ADC Reference Voltage Trim (ADCTRIM) | 261 |
| Table 138. OCD Baud Rate Limits | 266 |
| Table 139. On-Chip Debugger Commands | 276 |
| Table 140. Receive Data Register (DBGRXD) | 279 |
| Table 141. Transmit Data Register (DBGTXD) | 279 |
| Table 142. Baud Rate Reload Register (DBGBR) | 280 |
| Table 143. Line Control Register (DBGLCR) | 280 |
| Table 144. Status Register (DBGSTAT) | 282 |
| Table 145. Debug Control Register (DBGCTL) | 283 |
| Table 146. OCD Control Register (OCDCTL) | 284 |
| Table 147. OCD Status Register (OCDSTAT) | 285 |
| Table 148. Hardware Breakpoint Register (HWBPn) | 287 |
| Table 149. Trace Control Register (TRACECTL) | 288 |
| Table 150. Trace Address (TRACEADDR) | 289 |
| Table 151. Recommended Crystal Oscillator Specifications (20 MHz Operation) ... | 291 |
| Table 152. Oscillator Configuration and Selection | 296 |
| Table 153. Oscillator Control Register (OSCCTL) | 298 |
| Table 154. Oscillator Divide Register (OSCDIV) | 299 |
| Table 155. Absolute Maximum Ratings | 300 |
| Table 156. DC Characteristics | 301 |
| Table 157. POR and VBO Electrical Characteristics and Timing | 306 |
| Table 158. Reset and Stop Mode Recovery Pin Timing | 306 |
| Table 159. Flash Memory Electrical Characteristics and Timing | 307 |
| Table 160. Watchdog Timer Electrical Characteristics and Timing | 307 |
| Table 161. ADC Electrical Characteristics and Timing | 308 |
| Table 162. Comparator Electrical Characteristics | 309 |
| Table 163. Operational Amplifier Electrical Characteristics | 309 |
| Table 164. AC Characteristics | 310 |
| Table 165. GPIO Port Input Timing | 312 |
| Table 166. On-Chip Debugger Timing | 312 |
| Table 167. SPI Master Mode Timing | 313 |
| Table 168. SPI Slave Mode Timing | 314 |
| Table 169. I2C Timing | 315 |
| Table 170. UART Timing with CTS | 316 |
| Table 171. UART Timing without CTS | 317 |
| Table 172. Z16FMC Part Selection Guide | 319 |



Table 173. Zilog Part Numbers 319

Introduction

Zilog's Z16FMC Series of products is optimized for motor control applications. The Z16FMC is a 16-bit microcontroller with a ZNeo™ CPU and is the most powerful member of Zilog's Motor Control Family of MCUs.

Features

The Z16FMC Series of products includes the following features:

- 20MHz ZNeo™ CPU
- 128KB internal Flash memory with 16-bit access and In-Circuit Programming (ICP)
- 4KB internal RAM with 16-bit access
- 12-channel, 10-bit Analog-to-Digital Converter (ADC)
- Operational Amplifier
- Analog Comparator
- 4-channel Direct Memory Access (DMA) controller
- Two full-duplex 9-bit Universal Asynchronous Receiver/Transmitters (UARTs) with support for Local Interconnect Network (LIN) and Infrared Data Association (IrDA)
- Internal Precision Oscillator (IPO)
- Inter-Integrated Circuit (I²C) master/slave controller
- Enhanced Serial Peripheral Interface (ESPI)
- 12-bit Pulse Width Modulation (PWM) module with three complementary pairs or six independent PWM outputs with deadband generation and fault trip input
- Three standard 16-bit timers with Capture, Compare and PWM capability
- Watchdog Timer (WDT) with internal RC oscillator
- 46 General-Purpose Input/Output (GPIO) pins
- 24 interrupts with programmable priority
- On-Chip Debugger (OCD)
- Voltage Brownout (VBO) protection
- Power-On Reset (POR)
- 2.7V to 3.6V operating voltage with 5 V-tolerant inputs

- 0°C to +70°C standard temperature and -40°C to +105°C extended temperature operating ranges

Block Diagram

Figure 1 displays the architecture of the Z16FMC Series.




Figure 1. Z16FMC Series Block Diagram

ZNEO CPU Features

Zilog's Z16FMC is powered by the ZNeo™ CPU, which meets the continuing demand for faster and more code-efficient microcontrollers. The ZNeo™ CPU features:

- 8-bit, 16-bit and 32-bit ALU operations
- 24-bit stack with overflow protection

- Direct register-to-register architecture allows each memory address to function as an accumulator to improve execution time and decreases the required program memory
- New instructions improve execution efficiency for code developed using higher-level programming languages including ‘C’
- Pipelined instructions: Fetch, Decode and Execute

For more information about the Z16FMC CPU, refer to the ZNEO CPU User Manual (UM0188), available for download at www.zilog.com.

Flash Z16FMC Controller

The Z16FMC products contain up to 128 KB of internal Flash memory. The Flash controller programs and erases the Flash memory. The ZNEO CPU simultaneously accesses 16 bits of internal Flash memory to improve the processor throughput. A sector protection scheme allows flexible protection of user code.

Random Access Memory

An internal RAM of 4 KB provides storage space for data, variables and stack operations. Like Flash memory, the ZNEO CPU simultaneously accesses 16 bits of internal RAM to improve processor performance.

Motor Control Peripherals Overview

Zilog’s motor control peripherals are briefly described in this section.

10-Bit Analog-to-Digital Converter with Programmable Gain Amplifier

The ADC converts an analog input signal to a 10-bit binary number. The ADC accepts inputs from 12 different analog input sources.

Analog Comparator

It features an on-chip analog comparator with external input pins.

Operational Amplifier

It features a two-input, one-output operational amplifier.