

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Z8018x

## Family MPU

**User Manual** 

UM005003-0703



This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact

#### **ZiLOG Worldwide Headquarters**

532 Race Street San Jose, CA 95126-3432 Telephone: 408.558.8500

Fax: 408.558.8300 www.ZiLOG.com

Windows is a registered trademark of Microsoft Corporation.

#### **Document Disclaimer**

© 2003 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Except with the express written approval ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses or other rights are conveyed, implicitly or otherwise, by this document under any intellectual property rights.

iii

#### MANUAL OBJECTIVES

This user manual describes the features of the Z8018x MPUs. This manual provides basic programming information for the Z80180/Z8S180/Z8L180. These cores and base peripheral sets are used in a large family of ZiLOG products. Below is a list of ZiLOG products that use this class of processor, along with the associated processor family. This document is also the core user manual for the following products:

| Part       | Family          |
|------------|-----------------|
| Z80180     | Z80180          |
| Z8S180     | Z8S180          |
| Z8L180     | Z8L180          |
| Z80181     | Z80180          |
| Z80182     | Z80180, Z8S180* |
| Z80S183    | Z8S180          |
| Z80185/195 | Z8S180          |
| Z80189     | Z8S180          |

<sup>\*</sup> Part number-dependant

#### **Intended Audience**

This manual is written for those who program the Z8018x.

### **Manual Organization**

The Z8018x User Manual is divided into five sections, seven appendices, and an index.



### **Sections**

#### **Z8018X MPU Operation**

Presents features, a general description, pins descriptions, block diagrams, registers, and details of operating modes for the Z8018x MPUs.

#### **Software Architecture**

Provides instruction sets and CPU registers for the Z8018x MPUs.

#### **DC** Characteristics

Presents the DC parameters and absolute maximum ratings for the Z8X180 MPUs.

#### **AC Characteristics**

Presents the AC parameters for the Z8018x MPUs.

### **Timing Diagrams**

Contains timing diagrams and standard test conditions for the Z8018x MPUs.

### **Appendices**

The appendixes in this manual provide additional information applicable to the Z8018x family of ZiLOG MPUs:

- Instruction set
- Instruction summary table
- Op Code map
- Bus Control signal conditions in each machine cycle and interrupt conditions
- Operating mode summary
- Status signals
- I/O registers and ordering information



## Table of Contents

| Z80180, Z8S180, Z8L1 | 180 MPU Operation                           | 1  |
|----------------------|---|----|
| Features             |   | 1  |
| General Desc         | ription                                     | 1  |
| Pin Description      | on  | 7  |
| Architecture         |   | 12 |
| Operation Mo         | odes  | 15 |
| CPU Tim              | iing  | 18 |
|                      | ee Generator                                |    |
|                      | nd Low Power Operation Modes                |    |
|                      | 180-Class Processors Only)                  | 31 |
|                      | ver Modes                                   |    |
| (Z8S                 | 180/Z8L180 only)                            | 36 |
|                      | Features                                    |    |
|                      | BY Mode                                     |    |
| STANDE               | BY Mode Exit wiht BUS REQUEST               | 38 |
| STANDE               | BY Mode EXit with External Interrupts       | 39 |
|                      | ode   |    |
| STANDE               | BY-QUICK RECOVERY Mode                      | 41 |
|                      | O Registers                                 |    |
|                      | egister Description                         |    |
|                      | S   |    |
| -                    | Acknowledge Cycle Timings                   |    |
|                      | Sources During RESET                        |    |
| _                    | RAM Refresh Control                         |    |
| •                    | ntroller (DMAC)                             |    |
|                      | onous Serial Communication Interface (ASCI) |    |



|                   | Baud Rate Generator                   |     |
|-------------------|---------------------------------------|-----|
|                   | (Z8S180/Z8L180-Class Processors Only) |     |
|                   | Clocked Serial I/O Port (CSI/O)       |     |
|                   | CSI/O Registers Description           |     |
|                   | Programmable Reload Timer (PRT)       |     |
|                   | Miscellaneous                         | 172 |
| <b>Software</b> A | Architecture                          | 173 |
|                   | Instruction Set                       | 173 |
|                   | CPU Registers                         | 175 |
| DC Chara          | cteristics                            | 185 |
|                   | Absolute Maximum Rating               | 185 |
|                   | Z80180 DC Characteristics             | 186 |
|                   | Z8S180 DC Characteristics             | 187 |
|                   | Z8L180 DC Characteristics             | 189 |
| AC Chara          | cteristics                            | 193 |
|                   | AC Characteristics—Z8S180             | 193 |
| Timing Di         | agrams                                | 197 |
|                   | Standard Test Conditions              | 205 |
| Instruction       | n Set                                 | 207 |
|                   | Register                              | 207 |
|                   | Bit                                   | 207 |
|                   | Condition                             | 208 |
|                   | Restart Address                       | 209 |



vii

|             | Flag   | 209 |
|-------------|--|-----|
|             | Miscellaneous  | 210 |
|             | Data Manipulation Instructions                         | 211 |
|             | Data Transfer Instructions                             |     |
|             | Program and Control Instructions                       |     |
| Instruction | n Summary  | 237 |
| Op Code N   | Лар  | 247 |
| Bus Contr   | ol Signal Conditions                                   | 251 |
|             | Bus and Control Signal Condition in each Machine Cycle | 251 |
|             | Interrupts   | 279 |
| Operating   | Modes Summary  | 281 |
|             | Request Acceptances in Each Operating Mode             | 281 |
|             | Request Priority                                       | 282 |
|             | Operation Mode Transition                              | 283 |
|             | Other Operation Mode Transitions                       | 285 |
| Status Sigi | nals   | 287 |
|             | Pin Outputs in Each Operating Mode                     | 287 |
|             | Pin Status   | 288 |
| I/O Regist  | ers  | 293 |
|             | Internal I/O Registers                                 | 293 |
|             | Ordering Information                                   | 303 |



Y

# List of Figures

| Z80180, Z8S180 | 0, Z8L18     | 0 MPU Operation   | 1   |
|----------------|--------------|---|-----|
| Figu           | ire 1. 64-   | Pin DIP   | 3   |
| Figu           | ire 2. 68-   | Pin PLCC  | 4   |
| Figu           | ire 3. 80-   | Pin QFP   | 5   |
| Figu           | ire 4. Z80   | 0180/Z8S180/Z8L180 Block Diagram                                    | 6   |
| Figu           | ire 5. Ope   | eration Mode Control Register                                       | .15 |
| Figu           | ire 6. M1    | Temporary Enable Timing   | .16 |
| Figu           |              | Read and Write Cycles with IOC = 1                                  | 17  |
| Figu           | ire 8. I/O   | Read and Write cycles with IOC = 0 ning Diagram                     |     |
| Figu           | ıre 9. Op    | Code Fetch (without Wait State) Timing Diagram                      | .19 |
| Figu           | ire 10. Op   | Code Fetch (with Wait State) Timing Diagram                         | .20 |
| Figu           |              | mory Read/Write (without Wait State) ning Diagram                   | .21 |
| Figu           |              | mory Read/Write (with Wait State) ning Diagram                      | 22  |
| Figu           |              | Read/Write Timing Diagram   |     |
| Figu           | ire 14. Inst | truction Timing Diagram   | .24 |
| Figu           | ire 15. RE   | SET Timing Diagram  | .25 |
| Figu           | ire 16. Bus  | s Exchange Timing During Memory Read                                | .26 |
| Figu           | ire 17. Bus  | s Exchange Timing During CPU Internal Operation                     | .27 |
| Figu           | ire 18. WA   | AIT Timing Diagram  | .28 |
| Figu           |              | mory and I/O Wait State Insertion CNTL – DMA/Wait Control Register) | 29  |
| Figu           |              | LT Timing Diagram   |     |





| Figure 21. | SLEEP Timing Diagram   | . 35 |
|------------|--|------|
| Figure 22. | I/O Address Relocation   | . 43 |
| Figure 23. | Logical Address Mapping Examples                                   | . 55 |
| Figure 24. | Physical Address Transition  | . 56 |
| Figure 25. | MMU Block Diagram  | . 56 |
| Figure 26. | I/O Address Translation  | . 57 |
| Figure 27. | Logical Memory Organization  | . 58 |
| Figure 28. | Logical Space Configuration  | . 59 |
| Figure 29. | Physical Address Generation  | . 64 |
| Figure 30. | Physical Address Generation 2                                      | . 64 |
| Figure 31. | Interrupt Sources  | . 65 |
| Figure 32. | TRAP Timing Diagram -2nd Op Code Undefined                         | . 71 |
| Figure 33. | TRAP Timing - 3rd Op Code Undefined                                | . 72 |
| Figure 34. | NMI Use  | . 74 |
| Figure 35. | NMI Timing   | . 75 |
| Figure 36. | INT0 Mode 0 Timing Diagram   | . 76 |
| Figure 37. | INTO Mode 1 Interrupt Sequence                                     | . 77 |
| Figure 38. | INT0 Mode 1 Timing   | . 78 |
| Figure 39. | INT0 Mode 2 Vector Acquisition                                     | . 79 |
| Figure 40. | INT0 Interrupt Mode 2 Timing Diagram                               | . 80 |
| Figure 41. | INT1, INT2 Vector Acquisition                                      | . 81 |
| Figure 42. | RETI Instruction Sequence  | . 84 |
| Figure 43. | INT1, INT2 and Internal Interrupts Timing Diagram                  | . 86 |
| Figure 44. | Refresh Cycle Timing Diagram                                       | . 87 |
| Figure 45. | DMAC Block Diagram   | . 93 |
| Figure 46. | DMA Timing Diagram-CYCLE STEAL Mode                                | 106  |
| Figure 47. | CPU Operation and DMA Operation DREQ0                              | 107  |
| Ti' 46     | is Programmed for Level-Sense                                      | 107  |
| Figure 48. | CPU Operation and DMA Operation DREQ0 is Programmed for Edge-Sense | 108  |



γi

| Figure 49. | TEND0 Output Timing Diagram   |
|------------|---|
| Figure 50. | DMA Interrupt Request Generation  |
| Figure 51. | NMI and DMA Operation Timing Diagram  |
| Figure 52. | ASCI Block Diagram  |
| Figure 53. | DCD0 Timing Diagram   |
| Figure 54. | RTS0 Timing Diagram140  |
| Figure 55. | ASCI Interrupt Request Circuit Diagram140                                       |
| Figure 56. | ASCI Clock  |
| Figure 57. | CSI/O Block Diagram   |
| Figure 58. | CSI/O Interrupt Request Generation  |
| Figure 59. | Transmit Timing Diagram–Internal Clock  |
| Figure 60. | Transmit Timing–External Clock  |
| Figure 61. | CSI/O Receive Timing–Internal Clock   |
| Figure 62. | CSI/O Receive Timing–External Clock   |
| Figure 63. | PRT Block Diagram   |
| Figure 64. | Timer Initialization, Count Down, and Reload                                    |
|            | Timing Diagram  |
| Figure 65. | Timer Output Timing Diagram   |
| Figure 66. | PRT Interrupt Request Generation  |
| Figure 67. | E Clock Timing Diagram (During Read/Write Cycle and Interrupt Acknowledge Cycle |
| Figure 68. | E Clock Timing in BUS RELEASE Mode  |
| Figure 69. | E Clock Timing in SLEEP Mode and SYSTEM STOP Mode                               |
| Γ: 70      |   |
| Figure 70. | External Clock Interface  |
| Figure 71. | Clock Generator Circuit   |
| Figure 72. | Circuit Board Design Rules  |
| Figure 73. | Example of Board Design   |





| Software Architecture |  |  |
|-----------------------|--|--|
| Figure 74.            | CPU Register Configurations  |  |
| Figure 75.            | Register Direct — Bit Field Definitions 181                        |  |
| Figure 76.            | Register Indirect Addressing                                       |  |
| Figure 77.            | Indexed Addressing   |  |
| Figure 78.            | Extended Addressing  |  |
| Figure 79.            | Immediate Addressing   |  |
| Figure 80.            | Relative Addressing  |  |
| Timing Diagrams       |  |  |
| Figure 81.            | AC Timing Diagram 1  |  |
| Figure 82.            | AC Timing Diagram 2  |  |
| Figure 83.            | CPU Timing (IOC = 0) (I/O Read Cycle,<br>I/O Write Cycle)          |  |
| Figure 84.            | DMA Control Signals  |  |
| Figure 85.            | E Clock Timing (Memory R/W Cycle) (I/O R/W Cycle) 201              |  |
| Figure 86.            | E Clock Timing (BUS RELEASE Mode, SLEEP Mode, and SYSTEM STOP Mode |  |
| Figure 87.            | E Clock Timing (Minimum Timing Example of PWEL and PWEH)           |  |
| Figure 88.            | Timer Output Timing  |  |
| Figure 89.            | SLP Execution Cycle Timing Diagram 203                             |  |
| Figure 90.            | CSI/O Receive/Transmit Timing Diagram 204                          |  |
| Figure 91.            | External Clock Rise Time and Fall Time                             |  |
| Figure 92.            | Input Rise Time and Fall Time (Except EXTAL, RESET)                |  |
| Figure 93.            | Test Setup   |  |
|                       |  |  |



viv

# List of Tables

| Z80180, Z8S180, Z | 8L180 MPU Operation                                      | 1   |
|-------------------|--|-----|
| Table 1.          | Status Summary   | 10  |
| Table 2.          | Multiplexed Pin Descriptions                             | 12  |
| Table 3.          | Memory Wait States                                       | 29  |
| Table 4.          | Wait State Insertion                                     | 30  |
| Table 5.          | Power-Down Modes (Z8S180/Z8L180-Class Processor Only)    | 37  |
| Table 6.          | I/O Address Map for Z80180-Class Processors Only.        | 44  |
| Table 7.          | I/O Address Map<br>(Z8S180/Z8L180-Class Processors Only) | 48  |
| Table 8.          | State of IEF1 and IEF2                                   | 69  |
| Table 9.          | Vector Table   | 82  |
| Table 10          | . RETI Control Signal States                             | 85  |
| Table 11          | DRAM Refresh Intervals                                   | 89  |
| Table 12          | Channel 0 Destination                                    | 98  |
| Table 13          | Channel 0 Source   | 99  |
| Table 14          | Transfer Mode Combinations                               | 99  |
| Table 15          | Channel 1 Transfer Mode                                  | 102 |
| Table 16          | DMA Transfer Request                                     | 110 |
| Table 17          | Data Formats   | 131 |
| Table 18          | Divide Ratio   | 134 |
| Table 19          | ASCI Baud Rate Selection                                 | 142 |
| Table 20          | Clock Mode Bit Values                                    | 144 |
| Table 21          | . 2^ss Values  | 145 |
| Table 22          | CSI/O Baud Rate Selection                                | 150 |



**/**\/

| Table 2           | 23. Timer Output Control                        | 163 |
|-------------------|---|-----|
| Table 2           | 24. E Clock Timing in Each Condition            | 166 |
| Table 2           |   |     |
| Software Archited | cture   | 173 |
| Table 2           | 26. Instruction Set Summary                     | 173 |
| DC Characteristic | cs  | 185 |
| Table 2           | 27. Absolute Maximum Rating                     | 185 |
| Table 2           | 28. Z80180 DC Characteristics                   | 186 |
| Table 2           | 29. Z8S180 DC Characteristics                   | 187 |
| Table 1           | 30. Z8L180 DC Characteristics                   | 189 |
| AC Characteristic | cs  | 193 |
| Table 3           | 31. Z8S180 AC Characteristics                   | 193 |
| Instruction Set   |   | 207 |
| Table :           | 32. Register Values                             | 207 |
| Table 3           | 33. Bit Values                                  | 208 |
| Table 3           | 34. Instruction Values                          | 208 |
| Table 3           | 35. Address Values                              | 209 |
| Table :           | 36. Flag Conditions                             | 209 |
| Table 3           | 37. Operations Mnemonics                        | 210 |
| Table :           | 38. Arithmetic and Logical Instructions (8-bit) |     |
| Table 3           | 39. Rotate and Shift Instructions               | 216 |
| Table 4           | 40. Arithmetic Instructions (16-bit)            |     |
| Table 4           | 41. 8-Bit Load                                  |     |
| Table 4           | 42. 16-Bit Load                                 |     |





|             | Table 43.   | Block Transfer   | . 225 |
|-------------|-------------|--|-------|
|             | Table 44.   | Stock and Exchange                                     | . 227 |
|             | Table 45.   | Program Control Instructions                           | . 229 |
|             | Table 46.   | I/O Instructions                                       | . 231 |
|             | Table 47.   | Special Control Instructions                           | . 235 |
| Op Code M   | <i>[ap</i>  |  | 247   |
|             | Table 48.   | 1st Op Code Map Instruction Format: XX                 | . 247 |
|             | Table 49.   | 2nd Op Code Map Instruction Format: CB XX              | . 249 |
|             | Table 50.   | 2nd Op Code Map Instruction Format: ED XX              | . 250 |
| Bus Contro  | ol Signal ( | Conditions   | 251   |
|             | Table 51.   | Bus and Control Signal Condition in Each Machine Cycle | . 251 |
|             | Table 52.   | Interrupts   | . 279 |
| Operating . | Modes Su    | mmary  | 281   |
|             | Table 53.   | Request Acceptances in Each Operating Mode             | . 281 |
|             | Table 54.   | The Z80180 Types of Requests                           | . 282 |
| Status Sigr | als 287     |  |       |
|             | Table 55.   | Pin Outputs in Each Operating Mode                     | . 287 |
|             | Table 56.   | Pin Status During RESET and LOW POWER OPERATION Modes  | . 289 |
| I/O Registe | ers         |  | 293   |
| -           | Table 57.   | Internal I/O Registers                                 | . 293 |
|             |             |  |       |



X۷

## Z80180, Z8S180, Z8L180 MPU Operation

#### **FEATURES**

- Operating Frequency to 33 MHz
- On-Chip MMU Supports Extended Address Space
- Two DMA Channels
- On-Chip Wait State Generators
- Two Universal Asynchronous Receiver/Transmitter (UART) Channels
- Two 16-Bit Timer Channels
- On-Chip Interrupt Controller
- On-Chip Clock Oscillator/Generator
- Clocked Serial I/O Port
- Code Compatible with ZiLOG Z80 CPU
- Extended Instructions

### **GENERAL DESCRIPTION**

Based on a microcoded execution unit and an advanced CMOS manufacturing technology, the Z80180, Z8S180, Z8L180 (Z8X180) is an 8-bit MPU which provides the benefits of reduced system costs and low power operation while offering higher performance and maintaining compatibility with a large base of industry standard software written around the ZiLOG Z8X CPU.

Higher performance is obtained by virtue of higher operating frequencies, reduced instruction execution times, an enhanced instruction set, and an



on-chip memory management unit (MMU) with the capability of addressing up to 1 MB of memory.

Reduced system costs are obtained by incorporating several key system functions on-chip with the CPU. These key functions include I/O devices such as DMA, UART, and timer channels. Also included on-chip are several *glue* functions such as dynamic RAM refresh control, wait state generators, clock oscillator, and interrupt controller.

Not only does the Z8X180 consume a low amount of power during normal operation, but processors with Z8S180 and Z8L180 class processors also provides two operating modes that are designed to drastically reduce the power consumption even further. The SLEEP mode reduces power by placing the CPU into a *stopped* state, thereby consuming less current, while the on-chip I/O device is still operating. The SYSTEM STOP mode places both the CPU and the on-chip peripherals into a *stopped* state, thereby reducing power consumption even further

When combined with other CMOS VLSI devices and memories, the Z8X180 provides an excellent solution to system applications requiring high performance, and low power operation.

Figures 1 through 3 illustrate the three pin packages in the Z8X180 MPU family:

- 64-Pin Dual In-line Package (DIP), Figure 1
- 68-Pin Plastic Leaded Chip Carrier (PLCC), Figure 2
- 80-Pin Quad Flat Pack (QFP), Figure 3

Pin out package descriptions for other Z8X180-based products are covered in their respective product specifications.

Figure 4 depicts the block diagram that is shared throughout all configurations of the Z8X180.






Figure 1. 64-Pin DIP






Figure 2. 68-Pin PLCC






Figure 3. 80-Pin QFP






Figure 4. Z80180/Z8S180/Z8L180 Block Diagram



### PIN DESCRIPTION

**A0–A19.** Address Bus (Output, Active High, 3-state). A0–A19 form a 20-bit address bus. The Address Bus provides the address for memory data bus exchanges, up to 1 MB, and I/O data bus exchanges, up to 64K. The address bus enters a high impedance state during RESET and external bus acknowledge cycles. Address line A18 is multiplexed with the output of PRT channel 1 (TOUT, selected as address output on RESET) and address line A19 is not available in DIP versions of the Z8X180.

BUSACK. Bus Acknowledge (Output, Active Low). BUSACK indicates that the requesting device, the MPU address and data bus, and some control signals, have entered their high impedance state.

**BUSREQ.** *Bus Request (Input, Active Low).* This input is used by external devices (such as DMA controllers) to request access to the system bus. This request has a higher priority than  $\overline{\text{NMI}}$  and is always recognized at the end of the current machine cycle. This signal stops the CPU from executing further instructions and places the address and data buses, and other control signals, into the high impedance state.

**CKA0, CKA1.** Asynchronous Clock 0 and 1 (Bidirectional, Active High). These pins are the transmit and receive clocks for the ASCI channels. CKA0, is multiplexed with  $\overline{DREQ0}$  and CKA1 is multiplexed with  $\overline{TEND0}$ 

**CKS.** *Serial Clock (Bidirectional, Active High)*. This line is the clock for the CSIO channel.

**CLOCK (PHI).** System Clock (Output, Active High). The output is used as a reference clock for the MPU and the external system. The frequency of this output is equal to one-half that of the crystal or input clock frequency.

CTS0, CTS1. Clear to Send 0 and 1 (Inputs, Active Low). These lines are modem control signals for the ASCI channels. CTS1 is multiplexed with RXS.



**D0–D7.** *Data Bus (Bidirectional, Active High, 3-state)*. D0-D7 constitute an 8-bit bidirectional data bus, used for the transfer of information to and from I/O and memory devices. The data bus enters the high impedance state during RESET and external bus acknowledge cycles.

**DCD0.** *Data Carrier Detect 0 (Input, Active Low).* This input is a programmable modem control signal for ASCI channel 0.

**DREQ0, DREQ1.** *DMA Request 0 and 1 (Input, Active Low).* DREQ is used to request a DMA transfer from one of the on-chip DMA channels. The DMA channels monitor these inputs to determine when an external device is ready for a read or write operation. These inputs can be programmed to be either level- or edge-sensed. DREQ0 is multiplexed with CKA0.

**E.** *Enable Clock (Output, Active High)*. Synchronous machine cycle clock output during bus transactions.

**EXTAL.** *External Clock/Crystal (Input, Active High)*. Crystal oscillator connection. An external clock can be input to the Z8X180 on this pin when a crystal is not used. This input is Schmitt-triggered.

**HALT.** *Halt/Sleep Status (Output, Active Low)*. This output is asserted after the CPU has executed either the  $\overline{HALT}$  or SLP instruction, and is waiting for either non-maskable or maskable interrupt before operation can resume.  $\overline{HALT}$  is also used with the  $\overline{M1}$  and ST signals to decode status of the CPU machine cycle.

**INTO.** *Maskable Interrupt Request 0 (Input, Active Low)*. This signal is generated by external I/O devices. The CPU honors this request at the end of the current instruction cycle as long as the NMI and BUSREQ signals are inactive. The CPU acknowledges this interrupt request with an interrupt acknowledge cycle. During this cycle, both the MI and IORQ signals become Active.

**INT1, INT2**. *Maskable Interrupt Requests 1 and 2 (Inputs, Active Low)*. This signal is generated by external I/O devices. The CPU honors these requests at the end of the current instruction cycle as long as the NMI,



 $\overline{\text{BUSREQ}}$ , and  $\overline{\text{INTO}}$  signals are inactive. The CPU acknowledges these interrupt requests with an interrupt acknowledge cycle. Unlike the acknowledgment for  $\overline{\text{INTO}}$ , during this cycle neither the  $\overline{\text{M1}}$  or  $\overline{\text{IORQ}}$  signals become Active.

IORQ. I/O Request (Output, Active Low, 3-state). IORQ indicates that the address bus contains a valid I/O address for an I/O read or I/O write operation. IORQ is also generated, along with M1, during the acknowledgment of the INTO input signal to indicate that an interrupt response vector can be placed onto the data bus. This signal is analogous to the IOE signal of the Z64180.

M1. Machine Cycle 1 (Output, Active Low). Together with  $\overline{\text{MREQ}}$ ,  $\overline{\text{M1}}$  indicates that the current cycle is the Op Code fetch cycle of an instruction execution. Together with  $\overline{\text{IORQ}}$ ,  $\overline{\text{M1}}$  indicates that the current cycle is for an interrupt acknowledge. It is also used with the  $\overline{\text{HALT}}$  and ST signal to decode status of the CPU machine cycle. This signal is analogous to the  $\overline{\text{LIR}}$  signal of the Z64180.

 $\overline{\text{MREQ}}$ . Memory Request (Output, Active Low, 3-state).  $\overline{\text{MREQ}}$  indicates that the address bus holds a valid address for a memory read or memory write operation. This signal is analogous to the  $\overline{\text{ME}}$  signal of the Z64180.

NMI. Non-maskable Interrupt (Input, negative edge triggered). NMI has a higher priority than INT and is always recognized at the end of an instruction, regardless of the state of the interrupt enable flip-flops. This signal forces CPU execution to continue at location 0066H.

**RD.** Read (Output active Low, 3-state). RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O or memory device must use this signal to gate data onto the CPU data bus.

**RFSH.** Refresh (Output, Active Low). Together with MREQ, RFSH indicates that the current CPU machine cycle and the contents of the address bus must be used for refresh of dynamic memories. The low order 8 bits of the address bus (A7–A0) contain the refresh address.

This signal is analogous to the  $\overline{REF}$  signal of the Z64180.



**RTS0.** Request to Send 0 (Output, Active Low). This output is a programmable modem control signal for ASCI channel 0.

**RXA0, RXA1.** *Receive Data 0 and 1 (Inputs, Active High).* These signals are the receive data to the ASCI channels.

**RXS.** Clocked Serial Receive Data (Input, Active High). This line is the receiver data for the CSIO channel. RXS is multiplexed with the  $\overline{\text{CTSI}}$  signal for ASCI channel 1.

ST. Status (Output, Active High). This signal is used with the  $\overline{\text{M1}}$  and  $\overline{\text{HALT}}$  output to decode the status of the CPU machine cycle. Table 1 provides status summary.

 Table 1.
 Status Summary

| ST | HALT  | <u>M1</u> | Operation  |
|----|-------|-----------|--|
| 0  | 1     | 0         | CPU operation (1st Op Code fetch)                        |
| 1  | 1     | 0         | CPU operation (2nd Op Code and 3rd Op Code fetch)        |
| 1  | 1     | 1         | CPU operation (MC <sup>2</sup> except for Op Code fetch) |
| 0  | $X^1$ | 1         | DMA operation  |
| 0  | 0     | 0         | HALT mode  |
| 1  | 0     | 1         | SLEEP mode (including SYSTEM STOP mode)                  |

- 1. X = Don't care
- 2. MC = Machine cycle

**TEND0**, **TEND1**. *Transfer End 0 and 1 (Outputs, Active Low)*. This output is asserted active during the last write cycle of a DMA operation. It is used to indicate the end of the block transfer. **TEND0** in multiplexed with CKA1.

**TEST.** *Test (Output, not on DIP version).* This pin is for test and must be left open.