



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





*Z8018x*

*Family MPU*

**User Manual**

UM005003-0703

**Z8018x  
Family MPU User Manual**



This publication is subject to replacement by a later edition. To determine whether a later edition exists, or to request copies of publications, contact

**ZiLOG Worldwide Headquarters**

532 Race Street  
San Jose, CA 95126-3432  
Telephone: 408.558.8500  
Fax: 408.558.8300  
[www.ZiLOG.com](http://www.ZiLOG.com)

Windows is a registered trademark of Microsoft Corporation.

**Document Disclaimer**

© 2003 by ZiLOG, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZiLOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZiLOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. Except with the express written approval ZiLOG, use of information, devices, or technology as critical components of life support systems is not authorized. No licenses or other rights are conveyed, implicitly or otherwise, by this document under any intellectual property rights.



## MANUAL OBJECTIVES

This user manual describes the features of the Z8018x MPUs. This manual provides basic programming information for the Z80180/Z8S180/Z8L180. These cores and base peripheral sets are used in a large family of ZiLOG products. Below is a list of ZiLOG products that use this class of processor, along with the associated processor family. This document is also the core user manual for the following products:

<b>Part</b>	<b>Family</b>
Z80180	Z80180
Z8S180	Z8S180
Z8L180	Z8L180
Z80181	Z80180
Z80182	Z80180, Z8S180*
Z80S183	Z8S180
Z80185/195	Z8S180
Z80189	Z8S180

\* Part number-dependant

## Intended Audience

This manual is written for those who program the Z8018x.

## Manual Organization

The Z8018x User Manual is divided into five sections, seven appendices, and an index.



## **Sections**

### **Z8018X MPU Operation**

Presents features, a general description, pins descriptions, block diagrams, registers, and details of operating modes for the Z8018x MPUs.

### **Software Architecture**

Provides instruction sets and CPU registers for the Z8018x MPUs.

### **DC Characteristics**

Presents the DC parameters and absolute maximum ratings for the Z8X180 MPUs.

### **AC Characteristics**

Presents the AC parameters for the Z8018x MPUs.

### **Timing Diagrams**

Contains timing diagrams and standard test conditions for the Z8018x MPUs.

## **Appendices**

The appendixes in this manual provide additional information applicable to the Z8018x family of ZiLOG MPUs:

- Instruction set
- Instruction summary table
- Op Code map
- Bus Control signal conditions in each machine cycle and interrupt conditions
- Operating mode summary
- Status signals
- I/O registers and ordering information



# Table of Contents

<b>Z80180, Z8S180, Z8L180 MPU Operation</b> .....	<b>1</b>
Features .....	1
General Description .....	1
Pin Description .....	7
Architecture .....	12
Operation Modes .....	15
CPU Timing .....	18
Wait State Generator .....	27
HALT and Low Power Operation Modes (Z80180-Class Processors Only) .....	31
Low Power Modes (Z8S180/Z8L180 only) .....	36
Add-On Features .....	36
STANDBY Mode .....	37
STANDBY Mode Exit with BUS REQUEST .....	38
STANDBY Mode EXit with External Interrupts .....	39
IDLE Mode .....	40
STANDBY-QUICK RECOVERY Mode .....	41
Internal I/O Registers .....	41
MMU Register Description .....	60
Interrupts .....	65
Interrupt Acknowledge Cycle Timings .....	82
Interrupt Sources During RESET .....	83
Dynamic RAM Refresh Control .....	86
DMA Controller (DMAC) .....	90
Asynchronous Serial Communication Interface (ASCI) .....	115





Baud Rate Generator (Z8S180/Z8L180-Class Processors Only) .....	143
Clocked Serial I/O Port (CSI/O) .....	146
CSI/O Registers Description .....	147
Programmable Reload Timer (PRT) .....	156
Miscellaneous .....	172
<b><i>Software Architecture</i></b> .....	<b>173</b>
Instruction Set .....	173
CPU Registers .....	175
<b><i>DC Characteristics</i></b> .....	<b>185</b>
Absolute Maximum Rating .....	185
Z80180 DC Characteristics .....	186
Z8S180 DC Characteristics .....	187
Z8L180 DC Characteristics .....	189
<b><i>AC Characteristics</i></b> .....	<b>193</b>
AC Characteristics—Z8S180 .....	193
<b><i>Timing Diagrams</i></b> .....	<b>197</b>
Standard Test Conditions .....	205
<b><i>Instruction Set</i></b> .....	<b>207</b>
Register .....	207
Bit .....	207
Condition .....	208
Restart Address .....	209



Flag .....	209
Miscellaneous .....	210
Data Manipulation Instructions .....	211
Data Transfer Instructions .....	222
Program and Control Instructions .....	229
Special Control Instructions .....	235
<b><i>Instruction Summary</i></b> .....	<b>237</b>
<b><i>Op Code Map</i></b> .....	<b>247</b>
<b><i>Bus Control Signal Conditions</i></b> .....	<b>251</b>
Bus and Control Signal Condition in each Machine Cycle .....	251
Interrupts .....	279
<b><i>Operating Modes Summary</i></b> .....	<b>281</b>
Request Acceptances in Each Operating Mode .....	281
Request Priority .....	282
Operation Mode Transition .....	283
Other Operation Mode Transitions .....	285
<b><i>Status Signals</i></b> .....	<b>287</b>
Pin Outputs in Each Operating Mode .....	287
Pin Status .....	288
<b><i>I/O Registers</i></b> .....	<b>293</b>
Internal I/O Registers .....	293
Ordering Information .....	303





# List of Figures

## **Z80180, Z8S180, Z8L180 MPU Operation .....1**

Figure 1.	64-Pin DIP .....	3
Figure 2.	68-Pin PLCC .....	4
Figure 3.	80-Pin QFP .....	5
Figure 4.	Z80180/Z8S180/Z8L180 Block Diagram .....	6
Figure 5.	Operation Mode Control Register .....	15
Figure 6.	M1 Temporary Enable Timing .....	16
Figure 7.	I/O Read and Write Cycles with IOC = 1 Timing Diagram .....	17
Figure 8.	I/O Read and Write cycles with IOC = 0 Timing Diagram .....	17
Figure 9.	Op Code Fetch (without Wait State) Timing Diagram .....	19
Figure 10.	Op Code Fetch (with Wait State) Timing Diagram .....	20
Figure 11.	Memory Read/Write (without Wait State) Timing Diagram .....	21
Figure 12.	Memory Read/Write (with Wait State) Timing Diagram .....	22
Figure 13.	I/O Read/Write Timing Diagram .....	23
Figure 14.	Instruction Timing Diagram .....	24
Figure 15.	RESET Timing Diagram .....	25
Figure 16.	Bus Exchange Timing During Memory Read .....	26
Figure 17.	Bus Exchange Timing During CPU Internal Operation .....	27
Figure 18.	WAIT Timing Diagram .....	28
Figure 19.	Memory and I/O Wait State Insertion (DCNTL – DMA/Wait Control Register) .....	29
Figure 20.	HALT Timing Diagram .....	33



Figure 21.	SLEEP Timing Diagram	35
Figure 22.	I/O Address Relocation	43
Figure 23.	Logical Address Mapping Examples	55
Figure 24.	Physical Address Transition	56
Figure 25.	MMU Block Diagram	56
Figure 26.	I/O Address Translation	57
Figure 27.	Logical Memory Organization	58
Figure 28.	Logical Space Configuration	59
Figure 29.	Physical Address Generation	64
Figure 30.	Physical Address Generation 2	64
Figure 31.	Interrupt Sources	65
Figure 32.	TRAP Timing Diagram -2nd Op Code Undefined	71
Figure 33.	TRAP Timing - 3rd Op Code Undefined	72
Figure 34.	NMI Use	74
Figure 35.	NMI Timing	75
Figure 36.	INT0 Mode 0 Timing Diagram	76
Figure 37.	INT0 Mode 1 Interrupt Sequence	77
Figure 38.	INT0 Mode 1 Timing	78
Figure 39.	INT0 Mode 2 Vector Acquisition	79
Figure 40.	INT0 Interrupt Mode 2 Timing Diagram	80
Figure 41.	INT1, INT2 Vector Acquisition	81
Figure 42.	RETI Instruction Sequence	84
Figure 43.	INT1, INT2 and Internal Interrupts Timing Diagram	86
Figure 44.	Refresh Cycle Timing Diagram	87
Figure 45.	DMAC Block Diagram	93
Figure 46.	DMA Timing Diagram-CYCLE STEAL Mode	106
Figure 47.	CPU Operation and DMA Operation DREQ0 is Programmed for Level-Sense	107
Figure 48.	CPU Operation and DMA Operation DREQ0 is Programmed for Edge-Sense	108



Figure 49.	TEND0 Output Timing Diagram	108
Figure 50.	DMA Interrupt Request Generation	114
Figure 51.	NMI and DMA Operation Timing Diagram	115
Figure 52.	ASCI Block Diagram	117
Figure 53.	DCD0 Timing Diagram	139
Figure 54.	RTS0 Timing Diagram	140
Figure 55.	ASCI Interrupt Request Circuit Diagram	140
Figure 56.	ASCI Clock	141
Figure 57.	CSI/O Block Diagram	147
Figure 58.	CSI/O Interrupt Request Generation	151
Figure 59.	Transmit Timing Diagram—Internal Clock	153
Figure 60.	Transmit Timing—External Clock	154
Figure 61.	CSI/O Receive Timing—Internal Clock	155
Figure 62.	CSI/O Receive Timing—External Clock	156
Figure 63.	PRT Block Diagram	157
Figure 64.	Timer Initialization, Count Down, and Reload Timing Diagram	163
Figure 65.	Timer Output Timing Diagram	164
Figure 66.	PRT Interrupt Request Generation	164
Figure 67.	E Clock Timing Diagram (During Read/Write Cycle and Interrupt Acknowledge Cycle	167
Figure 68.	E Clock Timing in BUS RELEASE Mode	167
Figure 69.	E Clock Timing in SLEEP Mode and SYSTEM STOP Mode	168
Figure 70.	External Clock Interface	169
Figure 71.	Clock Generator Circuit	170
Figure 72.	Circuit Board Design Rules	170
Figure 73.	Example of Board Design	171



***Software Architecture* ..... 173**

Figure 74. CPU Register Configurations ..... 176  
Figure 75. Register Direct — Bit Field Definitions ..... 181  
Figure 76. Register Indirect Addressing ..... 181  
Figure 77. Indexed Addressing ..... 182  
Figure 78. Extended Addressing ..... 182  
Figure 79. Immediate Addressing ..... 183  
Figure 80. Relative Addressing ..... 183

***Timing Diagrams* ..... 197**

Figure 81. AC Timing Diagram 1 ..... 197  
Figure 82. AC Timing Diagram 2 ..... 198  
Figure 83. CPU Timing (IOC = 0) (I/O Read Cycle,  
I/O Write Cycle) ..... 199  
Figure 84. DMA Control Signals ..... 200  
Figure 85. E Clock Timing (Memory R/W Cycle) (I/O R/W Cycle) 201  
Figure 86. E Clock Timing (BUS RELEASE Mode, SLEEP Mode, and  
SYSTEM STOP Mode ..... 201  
Figure 87. E Clock Timing (Minimum Timing Example of PWEL and  
PWEH) ..... 202  
Figure 88. Timer Output Timing ..... 202  
Figure 89. SLP Execution Cycle Timing Diagram ..... 203  
Figure 90. CSI/O Receive/Transmit Timing Diagram ..... 204  
Figure 91. External Clock Rise Time and Fall Time ..... 204  
Figure 92. Input Rise Time and Fall Time  
(Except EXTAL, RESET) ..... 204  
Figure 93. Test Setup ..... 205



## List of Tables

### **Z80180, Z8S180, Z8L180 MPU Operation . . . . . 1**

Table 1.	Status Summary . . . . .	10
Table 2.	Multiplexed Pin Descriptions . . . . .	12
Table 3.	Memory Wait States . . . . .	29
Table 4.	Wait State Insertion . . . . .	30
Table 5.	Power-Down Modes (Z8S180/Z8L180-Class Processor Only) . . . . .	37
Table 6.	I/O Address Map for Z80180-Class Processors Only . . . . .	44
Table 7.	I/O Address Map (Z8S180/Z8L180-Class Processors Only) . . . . .	48
Table 8.	State of IEF1 and IEF2. . . . .	69
Table 9.	Vector Table . . . . .	82
Table 10.	RETI Control Signal States . . . . .	85
Table 11.	DRAM Refresh Intervals . . . . .	89
Table 12.	Channel 0 Destination . . . . .	98
Table 13.	Channel 0 Source . . . . .	99
Table 14.	Transfer Mode Combinations . . . . .	99
Table 15.	Channel 1 Transfer Mode . . . . .	102
Table 16.	DMA Transfer Request . . . . .	110
Table 17.	Data Formats . . . . .	131
Table 18.	Divide Ratio . . . . .	134
Table 19.	ASCII Baud Rate Selection. . . . .	142
Table 20.	Clock Mode Bit Values . . . . .	144
Table 21.	2 <sup>ss</sup> Values . . . . .	145
Table 22.	CSI/O Baud Rate Selection . . . . .	150



Table 23.	Timer Output Control	163
Table 24.	E Clock Timing in Each Condition	166
Table 25.	Z8X180 Operating Frequencies	169
<b><i>Software Architecture</i></b>		<b>173</b>
Table 26.	Instruction Set Summary	173
<b><i>DC Characteristics</i></b>		<b>185</b>
Table 27.	Absolute Maximum Rating	185
Table 28.	Z80180 DC Characteristics	186
Table 29.	Z8S180 DC Characteristics	187
Table 30.	Z8L180 DC Characteristics	189
<b><i>AC Characteristics</i></b>		<b>193</b>
Table 31.	Z8S180 AC Characteristics	193
<b><i>Instruction Set</i></b>		<b>207</b>
Table 32.	Register Values	207
Table 33.	Bit Values	208
Table 34.	Instruction Values	208
Table 35.	Address Values	209
Table 36.	Flag Conditions	209
Table 37.	Operations Mnemonics	210
Table 38.	Arithmetic and Logical Instructions (8-bit)	211
Table 39.	Rotate and Shift Instructions	216
Table 40.	Arithmetic Instructions (16-bit)	221
Table 41.	8-Bit Load	222
Table 42.	16-Bit Load	223



Table 43.	Block Transfer . . . . .	225
Table 44.	Stock and Exchange . . . . .	227
Table 45.	Program Control Instructions . . . . .	229
Table 46.	I/O Instructions . . . . .	231
Table 47.	Special Control Instructions . . . . .	235

***Op Code Map . . . . . 247***

Table 48.	1st Op Code Map Instruction Format: XX . . . . .	247
Table 49.	2nd Op Code Map Instruction Format: CB XX . . . . .	249
Table 50.	2nd Op Code Map Instruction Format: ED XX . . . . .	250

***Bus Control Signal Conditions . . . . . 251***

Table 51.	Bus and Control Signal Condition in Each Machine Cycle . . . . .	251
Table 52.	Interrupts . . . . .	279

***Operating Modes Summary . . . . . 281***

Table 53.	Request Acceptances in Each Operating Mode . . . . .	281
Table 54.	The Z80180 Types of Requests . . . . .	282

***Status Signals 287***

Table 55.	Pin Outputs in Each Operating Mode . . . . .	287
Table 56.	Pin Status During RESET and LOW POWER OPERATION Modes . . . . .	289

***I/O Registers . . . . . 293***

Table 57.	Internal I/O Registers . . . . .	293
-----------	----------------------------------	-----



**Z8018x**  
**Family MPU User Manual**



**xv**



## *Z80180, Z8S180, Z8L180 MPU Operation*

### **FEATURES**

- Operating Frequency to 33 MHz
- On-Chip MMU Supports Extended Address Space
- Two DMA Channels
- On-Chip Wait State Generators
- Two Universal Asynchronous Receiver/Transmitter (UART) Channels
- Two 16-Bit Timer Channels
- On-Chip Interrupt Controller
- On-Chip Clock Oscillator/Generator
- Clocked Serial I/O Port
- Code Compatible with ZiLOG Z80 CPU
- Extended Instructions

### **GENERAL DESCRIPTION**

Based on a microcoded execution unit and an advanced CMOS manufacturing technology, the Z80180, Z8S180, Z8L180 (Z8X180) is an 8-bit MPU which provides the benefits of reduced system costs and low power operation while offering higher performance and maintaining compatibility with a large base of industry standard software written around the ZiLOG Z8X CPU.

Higher performance is obtained by virtue of higher operating frequencies, reduced instruction execution times, an enhanced instruction set, and an



on-chip memory management unit (MMU) with the capability of addressing up to 1 MB of memory.

Reduced system costs are obtained by incorporating several key system functions on-chip with the CPU. These key functions include I/O devices such as DMA, UART, and timer channels. Also included on-chip are several *glue* functions such as dynamic RAM refresh control, wait state generators, clock oscillator, and interrupt controller.

Not only does the Z8X180 consume a low amount of power during normal operation, but processors with Z8S180 and Z8L180 class processors also provides two operating modes that are designed to drastically reduce the power consumption even further. The SLEEP mode reduces power by placing the CPU into a *stopped* state, thereby consuming less current, while the on-chip I/O device is still operating. The SYSTEM STOP mode places both the CPU and the on-chip peripherals into a *stopped* state, thereby reducing power consumption even further.

When combined with other CMOS VLSI devices and memories, the Z8X180 provides an excellent solution to system applications requiring high performance, and low power operation.

Figures 1 through 3 illustrate the three pin packages in the Z8X180 MPU family:

- 64-Pin Dual In-line Package (DIP), Figure 1
- 68-Pin Plastic Leaded Chip Carrier (PLCC), Figure 2
- 80-Pin Quad Flat Pack (QFP), Figure 3

Pin out package descriptions for other Z8X180-based products are covered in their respective product specifications.

Figure 4 depicts the block diagram that is shared throughout all configurations of the Z8X180.





Figure 1. 64-Pin DIP



**Figure 2. 68-Pin PLCC**





Figure 3. 80-Pin QFP



**Figure 4. Z80180/Z8S180/Z8L180 Block Diagram**





## PIN DESCRIPTION

**A0–A19.** *Address Bus (Output, Active High, 3-state).* A0–A19 form a 20-bit address bus. The Address Bus provides the address for memory data bus exchanges, up to 1 MB, and I/O data bus exchanges, up to 64K. The address bus enters a high impedance state during RESET and external bus acknowledge cycles. Address line A18 is multiplexed with the output of PRT channel 1 (TOUT, selected as address output on RESET) and address line A19 is not available in DIP versions of the Z8X180.

**$\overline{\text{BUSACK}}$ .** *Bus Acknowledge (Output, Active Low).*  $\overline{\text{BUSACK}}$  indicates that the requesting device, the MPU address and data bus, and some control signals, have entered their high impedance state.

**$\overline{\text{BUSREQ}}$ .** *Bus Request (Input, Active Low).* This input is used by external devices (such as DMA controllers) to request access to the system bus. This request has a higher priority than  $\overline{\text{NMI}}$  and is always recognized at the end of the current machine cycle. This signal stops the CPU from executing further instructions and places the address and data buses, and other control signals, into the high impedance state.

**CKA0, CKA1.** *Asynchronous Clock 0 and 1 (Bidirectional, Active High).* These pins are the transmit and receive clocks for the ASCII channels. CKA0, is multiplexed with  $\overline{\text{DREQ0}}$  and CKA1 is multiplexed with  $\overline{\text{TEND0}}$ .

**CKS.** *Serial Clock (Bidirectional, Active High).* This line is the clock for the CSIO channel.

**CLOCK (PHI).** *System Clock (Output, Active High).* The output is used as a reference clock for the MPU and the external system. The frequency of this output is equal to one-half that of the crystal or input clock frequency.

**$\overline{\text{CTS0}}$ ,  $\overline{\text{CTS1}}$ .** *Clear to Send 0 and 1 (Inputs, Active Low).* These lines are modem control signals for the ASCII channels.  $\overline{\text{CTS1}}$  is multiplexed with RXS.



**D0–D7.** *Data Bus (Bidirectional, Active High, 3-state).* D0-D7 constitute an 8-bit bidirectional data bus, used for the transfer of information to and from I/O and memory devices. The data bus enters the high impedance state during RESET and external bus acknowledge cycles.

**DCD0.** *Data Carrier Detect 0 (Input, Active Low).* This input is a programmable modem control signal for ASCII channel 0.

**DREQ0, DREQ1.** *DMA Request 0 and 1 (Input, Active Low).* DREQ is used to request a DMA transfer from one of the on-chip DMA channels. The DMA channels monitor these inputs to determine when an external device is ready for a read or write operation. These inputs can be programmed to be either level- or edge-sensed.  $\overline{\text{DREQ0}}$  is multiplexed with CKA0.

**E.** *Enable Clock (Output, Active High).* Synchronous machine cycle clock output during bus transactions.

**EXTAL.** *External Clock/Crystal (Input, Active High).* Crystal oscillator connection. An external clock can be input to the Z8X180 on this pin when a crystal is not used. This input is Schmitt-triggered.

**HALT.** *Halt/Sleep Status (Output, Active Low).* This output is asserted after the CPU has executed either the  $\overline{\text{HALT}}$  or SLP instruction, and is waiting for either non-maskable or maskable interrupt before operation can resume.  $\overline{\text{HALT}}$  is also used with the  $\overline{\text{MI}}$  and ST signals to decode status of the CPU machine cycle.

**INT0.** *Maskable Interrupt Request 0 (Input, Active Low).* This signal is generated by external I/O devices. The CPU honors this request at the end of the current instruction cycle as long as the  $\overline{\text{NMI}}$  and  $\overline{\text{BUSREQ}}$  signals are inactive. The CPU acknowledges this interrupt request with an interrupt acknowledge cycle. During this cycle, both the  $\overline{\text{MI}}$  and  $\overline{\text{IORQ}}$  signals become Active.

**INT1, INT2.** *Maskable Interrupt Requests 1 and 2 (Inputs, Active Low).* This signal is generated by external I/O devices. The CPU honors these requests at the end of the current instruction cycle as long as the  $\overline{\text{NMI}}$ ,



$\overline{\text{BUSREQ}}$ , and  $\overline{\text{INT0}}$  signals are inactive. The CPU acknowledges these interrupt requests with an interrupt acknowledge cycle. Unlike the acknowledgment for  $\overline{\text{INT0}}$ , during this cycle neither the  $\overline{\text{MI}}$  or  $\overline{\text{IORQ}}$  signals become Active.

**$\overline{\text{IORQ}}$ .** *I/O Request (Output, Active Low, 3-state).*  $\overline{\text{IORQ}}$  indicates that the address bus contains a valid I/O address for an I/O read or I/O write operation.  $\overline{\text{IORQ}}$  is also generated, along with  $\overline{\text{MI}}$ , during the acknowledgment of the  $\overline{\text{INT0}}$  input signal to indicate that an interrupt response vector can be placed onto the data bus. This signal is analogous to the  $\overline{\text{IOE}}$  signal of the Z64180.

**$\overline{\text{MI}}$ .** *Machine Cycle 1 (Output, Active Low).* Together with  $\overline{\text{MREQ}}$ ,  $\overline{\text{MI}}$  indicates that the current cycle is the Op Code fetch cycle of an instruction execution. Together with  $\overline{\text{IORQ}}$ ,  $\overline{\text{MI}}$  indicates that the current cycle is for an interrupt acknowledge. It is also used with the  $\overline{\text{HALT}}$  and ST signal to decode status of the CPU machine cycle. This signal is analogous to the  $\overline{\text{LIR}}$  signal of the Z64180.

**$\overline{\text{MREQ}}$ .** *Memory Request (Output, Active Low, 3-state).*  $\overline{\text{MREQ}}$  indicates that the address bus holds a valid address for a memory read or memory write operation. This signal is analogous to the  $\overline{\text{ME}}$  signal of the Z64180.

**$\overline{\text{NMI}}$ .** *Non-maskable Interrupt (Input, negative edge triggered).*  $\overline{\text{NMI}}$  has a higher priority than  $\overline{\text{INT}}$  and is always recognized at the end of an instruction, regardless of the state of the interrupt enable flip-flops. This signal forces CPU execution to continue at location 0066H.

**$\overline{\text{RD}}$ .** *Read (Output active Low, 3-state).*  $\overline{\text{RD}}$  indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O or memory device must use this signal to gate data onto the CPU data bus.

**$\overline{\text{RFSH}}$ .** *Refresh (Output, Active Low).* Together with  $\overline{\text{MREQ}}$ ,  $\overline{\text{RFSH}}$  indicates that the current CPU machine cycle and the contents of the address bus must be used for refresh of dynamic memories. The low order 8 bits of the address bus (A7–A0) contain the refresh address.

This signal is analogous to the  $\overline{\text{REF}}$  signal of the Z64180.



**$\overline{\text{RTS0}}$ .** *Request to Send 0 (Output, Active Low).* This output is a programmable modem control signal for ASCII channel 0.

**$\text{RXA0}$ ,  $\text{RXA1}$ .** *Receive Data 0 and 1 (Inputs, Active High).* These signals are the receive data to the ASCII channels.

**$\text{RXS}$ .** *Clocked Serial Receive Data (Input, Active High).* This line is the receiver data for the CSIO channel.  $\text{RXS}$  is multiplexed with the  $\overline{\text{CTS1}}$  signal for ASCII channel 1.

**$\text{ST}$ .** *Status (Output, Active High).* This signal is used with the  $\overline{\text{M1}}$  and  $\overline{\text{HALT}}$  output to decode the status of the CPU machine cycle. Table 1 provides status summary.

**Table 1. Status Summary**

<b>ST</b>	<b><math>\overline{\text{HALT}}</math></b>	<b><math>\overline{\text{M1}}</math></b>	<b>Operation</b>
0	1	0	CPU operation (1st Op Code fetch)
1	1	0	CPU operation (2nd Op Code and 3rd Op Code fetch)
1	1	1	CPU operation ( $\text{MC}^2$ except for Op Code fetch)
0	X <sup>1</sup>	1	DMA operation
0	0	0	HALT mode
1	0	1	SLEEP mode (including SYSTEM STOP mode)
1. X = Don't care 2. MC = Machine cycle			

**$\overline{\text{TEND0}}$ ,  $\overline{\text{TEND1}}$ .** *Transfer End 0 and 1 (Outputs, Active Low).* This output is asserted active during the last write cycle of a DMA operation. It is used to indicate the end of the block transfer.  $\overline{\text{TEND0}}$  is multiplexed with  $\text{CKA1}$ .

**$\text{TEST}$ .** *Test (Output, not on DIP version).* This pin is for test and must be left open.