

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









#### **Product Specification**

## Z8400/Z84C00 NMOS/CMOS Z80° CPU Central Processing Unit

#### **FEATURES**

The extensive instruction set contains 158 instructions, including the 8080A instruction set as a subset.


- NMOS version for low cost high performance solutions, CMOS version for high performance low power designs.
- NMOS Z0840004 4 MHz, Z0840006 6.17 MHz, Z0840008 - 8 MHz.
- CMOS Z84C0006 DC to 6.17 MHz, Z84C008 DC to 8 MHz, Z84C0010 - DC to 10 MHz, Z84C0020 - DC -20 MHz
- 6 MHz version can be operated at 6.144 MHz clock.

- The Z80 microprocessors and associated family of peripherals can be linked by a vectored interrupt system. This system can be daisy-chained to allow implementation of a priority interrupt scheme.
- Duplicate set of both general-purpose and flag registers.
- Two sixteen-bit index registers.
- Three modes of maskable interrupts:

  Mode 0—8080A similar;

  Mode 1—Non-Z80 environment, location 38H;

  Mode 2—Z80 family peripherals, vectored interrupts.
- On-chip dynamic memory refresh counter.










Figure 2. 40-pin Dual-In-Line (DIP), Pin Assignments








Figure 2b. 44-Pin Chip Carrier Pin Assignments

#### **GENERAL DESCRIPTION**

The CPUs are fourth-generation enhanced microprocessors with exceptional computational power. They offer higher system throughput and more efficient memory utilization than comparable second- and third-generation microprocessors. The internal registers contain 208 bits of read/write memory that are accessible to the programmer. These registers include two sets of six general-purpose registers which may be used individually as either 8-bit registers or as 16-bit register pairs. In addition, there are two sets of accumulator and flag registers. A group of "Exchange" instructions makes either set of main or alternate registers accessible to the programmer. The alternate set allows operation in foreground-background mode or it may be reserved for very fast interrupt response.

The CPU also contains a Stack Pointer, Program Counter, two index registers, a Refresh register (counter), and an Interrupt register. The CPU is easy to incorporate into a system since it requires only a single +5V power source. All output signals are fully decoded and timed to control standard memory or peripheral circuits; the CPU is supported by an extensive family of peripheral controllers. The internal block diagram (Figure 3) shows the primary functions of the processors. Subsequent text provides more detail on the I/O controller family, registers, instruction set, interrupts and daisy chaining, and CPU timing.




Figure 3. Z80C CPU Block Diagram

Table 1. Z80C CPU Registers

	Register	Size (Bits)	Remarks
A, A'	Accumulator	8	Stores an operand or the results of an operation.
F, F'	Flags	8	See Instruction Set.
B, B'	General Purpose	8	Can be used separately or as a 16-bit register with C.
C, C'	General Purpose	8	Can be used separately or as a 16-bit register with C.
D, D'	General Purpose	8	Can be used separately or as a 16-bit register with E.
E, E'	General Purpose	8	Can be used separately or as a 16-bit register with E.
H, H'	General Purpose	8	Can be used separately or as a 16-bit register with L.
L, L'	General Purpose	8	Can be used separately or as a 16-bit register with L.
			Note: The (B,C), (D,E), and (H,L) sets are combined as follows:  B — High byte C — Low byte  D — High byte E — Low byte  H — High byte L — Low byte
	Interrupt Register	8	Stores upper eight bits of memory address for vectored interrupt processing.
R	Refresh Register	8	Provides user-transparent dynamic memory refresh. Automatically incremented and placed on the address bus during each instruction fetch cycle.
IX	Index Register	16	Used for indexed addressing.
IY .	Index Register	16	Used for indexed addressing
SP	Stack Pointer	16	Holds address of the top of the stack. See Push or Pop in instruction set.
PC	Program Counter	16	Holds address of next instruction.
IFF <sub>1</sub> -IFF <sub>2</sub>	Interrupt Enable	Flip-Flops	Set or reset to indicate interrupt status (see Figure 4).
IMFa-IMFb	Interrupt Mode	Flip-Flops	Reflect Interrupt mode (see Figure 4).

failure has been detected. After recognition of the  $\overline{\text{NMI}}$  signal (providing  $\overline{\text{BUSREQ}}$  is not active), the CPU jumps to restart location 0066H. Normally, software starting at this address contains the interrupt service routine.

Maskable Interrupt (INT). Regardless of the interrupt mode set by the user, the CPU response to a maskable interrupt input follows a common timing cycle. After the interrupt has been detected by the CPU (provided that interrupts are enabled and BUSREQ is not active) a special interrupt processing cycle begins. This is a special fetch (M1) cycle in which IORQ becomes active rather than MREQ, as in a normal M1 cycle. In addition, this special M1 cycle is automatically extended by two WAIT states, to allow for the time required to acknowledge the interrupt request.

**Mode 0 Interrupt Operation.** This mode is similar to the 8080 microprocessor interrupt service procedures. The interrupting device places an instruction on the data bus. This is normally a Restart instruction, which will initiate a call

to the selected one of eight restart locations in page zero of memory. Unlike the 8080, the Z80 CPU responds to the Call instruction with only one interrupt acknowledge cycle followed by two memory read cycles.

**Mode 1 Interrupt Operation.** Mode 1 operation is very similar to that for the NMI. The principal difference is that the Mode 1 interrupt has only one restart location, 0038H.

Mode 2 Interrupt Operation. This interrupt mode has been designed to most effectively utilize the capabilities of the Z80 microprocessor and its associated peripheral family. The interrupting peripheral device selects the starting address of the interrupt service routine. It does this by placing an 8-bit vector on the data bus during the interrupt acknowledge cycle. The CPU forms a pointer using this byte as the lower 8 bits and the contents of the I register as the upper 8 bits. This points to an entry in a table of addresses for interrupt service routines. The CPU then jumps to the routine at that

address. This flexibility in selecting the interrupt service routine address allows the peripheral device to use several different types of service routines. These routines may be located at any available location in memory. Since the interrupting device supplies the low-order byte of the 2-byte vector, bit 0 (A<sub>a</sub>) must be a zero.

Interrupt Enable/Disable Operation. Two flip-flops, IFF1 and IFF2, referred to in the register description, are used to signal the CPU interrupt status. Operation of the two flip-flops is described in Table 2. For more details, refer to the Z80 CPU Technical Manual (03-0029-01) and Z80 Assembly Language Programming Manual (03-0002-01).

Table 2. State of Flip-Flops

Action	IFF <sub>1</sub>	IFF <sub>2</sub>	Comments
CPU Reset	0	0	Maskable interrupt
DI instruction execution	0	0	Maskable interrupt INT disabled
El instruction execution	1	1	Maskable interrupt
LD A,I instruction execution	•	•	IFF <sub>2</sub> → Parity flag
LD A,R instruction execution	•	•	IFF <sub>2</sub> → Parity flag
Accept NMI	0	•	Maskable interrupt INT disabled
RETN instruction execution	IFF <sub>2</sub>	•	IFF <sub>2</sub> → IFF <sub>1</sub> at completion of an NMI service routine.

#### **INSTRUCTION SET**

The microprocessor has one of the most powerful and versatile instruction sets available in any 8-bit microprocessor. It includes such unique operations as a block move for fast, efficient data transfers within memory, or between memory and I/O. It also allows operations on any bit in any location in memory.

The following is a summary of the instruction set which shows the assembly language mnemonic, the operation, the flag status, and gives comments on each instruction. For an explanation of flag notations and symbols for mnemonic tables, see the Symbolic Notations section which follows these tables. The Z80 CPU Technical Manual (03-0029-01). the Programmer's Reference Guide (03-0012-03), and Assembly Language Programming Manual (03-0002-01) contain significantly more details for programming use.

The instructions are divided into the following categories: ☐ 8-bit loads □ 16-bit loads ☐ Exchanges, block transfers, and searches □ 8-bit arithmetic and logic operations ☐ General-purpose arithmetic and CPU control □ 16-bit arithmetic operations

- ☐ Bit set, reset, and test operations
- □ Jumps
- □ Calls, returns, and restarts
- □ Input and output operations

A variety of addressing modes are implemented to permit efficient and fast data transfer between various registers, memory locations, and input/output devices. These addressing modes include:

- □ Immediate
- □ Immediate extended
- □ Modified page zero
- □ Relative
- □ Extended
- □ Indexed
- □ Register
- □ Register indirect
- □ Implied
- □ Bit

□ Rotates and shifts

## **8-BIT LOAD GROUP**

Mnemonic	Symbolic Operation	s	z		Fk H	gs	P/V	N	С		Opcod 543		Hex	No. of Bytes	No. of M Cycles	No. of T States	Com	ments
LD r, r'	r ← r'	•	•	х	•	х	•	•	•	01	r	r'		1	1	4	r, r'	Reg
LD r, n	r ← n	•	•	Х	•	Х	•	•	•	00	r	110		2	2	7	000	B
											<b>←</b> n→						001	c
LD r, (HL)	r ← (HL)	•	•	Х	•	Х	•	•	•	01	r	110		1	2	7	010	D
LD r, $(IX + d)$	r ← (IX + d)	•	•	Х	•	Х	•	•	•	11	011	101	DD	3	5	19	011	E
										01	r	110					100	н
											<b>~</b> d→						101	L
LDr, (IY+d)	$r \leftarrow (IY + d)$	•	•	Х	•	Х	•	•	•	11	111	101	FD	3	5	19	111	Α
										01	r	110						
											<b>←</b> d→							
LD (HL), r	(HL) ← r	•	•	Х	•	Х	•	•	•	01	110	ſ		1	2	7		
LD (IX + d), r	(IX+d) ← r	•	•	Х	•	Х	•	•	•	11	011	101	DD	3	5	19		
										01	110	r						
											<b>←</b> d→							
LD (IY + d), r	(IY+d) <del></del> r	•	•	Х	•	Х	•	•	•	11	111	101	FD	3	5	19		
										01	110	r						
											<b>←</b> d→							
LD (HL), n	(HL) ← n	•	•	X	•	Х	•	•	•	00	110	110	36	2	3	10		
											+n→							
LD (IX + d), n	(IX + d) ← n	•	•	Х	•	Х	•	•	•	11		101	DD	4	5	19		
										00	110	110	36					
											+-d →							
											<b>←</b> n→	•						

# 8-BIT LOAD GROUP (Continued)

	Symbolic					ags					Opcod			No. of	No. of M	No. of T	
Mnemonic	Operation	S	Z		Н		PΛ	/ N	С	76	543	210	Hex	Bytes	Cycles	States	Comments
LD (IY + d), n	(IY+d) <del>←</del> n	•	•	Х	•	Х	•	•	•	11	111	101	FD	4	5	19	
										00	110	110	36				
											<b>←</b> d→						
											←n→						
LD A, (BC)	A ← (BC)	•	•	Χ	•	Х	•	•	•	00	001	010	OA	1	2	7	
LD A, (DE)	A ← (DE)	•	•	Χ	•	Χ	٠	•	•	00	011	010	1A	1	2	7	
LD A, (nn)	A ← (nn)	•	•	Х	•	Х	•	•	•	00	111	010	3A	3	4	13	
											<b>←</b> n→						
											<b>←</b> n→						
LD (BC), A	(BC) ← A	•	•	Х	•	Х	•	•	•	00	000	010	02	1	2	7	
LD (DE), A	(DE) ← A	•	•	Х	•	Χ	•	•	•	00	010	010	12	1	2	7	
LD (nn), A	(nn) ← A	•	•	Х	•	Х	•	•	•	00	110	010	32	3	4	13	
											<b>←</b> n →						
_											<b>←</b> n→						
LD A, I	A←I	#	<b>‡</b>	Х	0	Х	IFF	0	•	11	101	101	ED	2	2	9	
										01	010	111	57				
LDA, R	A←R	<b>‡</b>	<b>‡</b>	X	0	Х	IFF	0	•	11	101	101	ED	2	2	9	
										01	011	111	5F				
_D I, A	1 <del></del> A	•	•	Х	•	Х	•	•	•	11	101	101	ED	2	2	9	
	_									01	000	111	47				
₋DR, A	R←A	•	•	X	•	Х	•	•	•	11	101	101	ED	2	2	9	
										01	<b>0</b> 01	111	4F				

NOTE: IFF, the content of the interrupt enable flip-flop, (IFF2), is copied into the P/V flag.

#### **16-BIT LOAD GROUP**

Mnemonic	Symbolic Operation	s	z		FI:	ags	P/V	N	С		Opcod 543		Hex	No. of Bytes	No. of M Cycles	No. of T States	Con	mente
LD dd, nn	dd ← nn	•	•	X	•	Х	•	•	•	00	dd0	001		3	3	10	dd	Pair
											+n→						00	BC
15.00											<b>←</b> n →						01	DE
LD IX, nn	IX ← nn	•	•	X	•	Х	•	•	•	11		101	DD	4	4	14	10	HL
										00	100	001	21				11	SP
											<b>←</b> n →							
											<b>←</b> n →							
LD IY, nn	IY ← nn	•	•	Х	•	Х	•	•	•	11	111	101	FD	4	4	14		
										00	100	001	21					
											+n→							
											<b>←</b> n →							
LD HL, (nn)	H ← (nn + 1)	•	•	Х	•	Х	•	•	•	00	101	010	2A	3	5	16		
	L ← (nn)										←n→							
											←n→							
LD dd, (nn)	dd <sub>H</sub> ← (nn + 1)	•	•	Х	•	Х	•	•	•	11	101	101	ED	4	6	20		
	dd <sub>L</sub> ← (nn)									01	dd1	011						
											←n →							
											<b>←</b> n →							

NOTE:  $(PAIR)_H$ ,  $(PAIR)_L$  refer to high order and low order eight bits of the register pair respectively. e.g.,  $BC_L = C$ ,  $AF_H = A$ .

# 16-BIT LOAD GROUP (Continued)

Mnemonic	Symbolic Operation	s	z		Fla	gs	P/V	N	С	76	Opcod 543	e 210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Commen
.D IX, (nn)	IX <sub>H</sub> ← (nn + 1) IX <sub>L</sub> ← (nn)	•	•	X	•	X	•	•	•	11 00	011 101 ←n→		DD 2A	4	6	20	
											←n→						
.D IY, (nn)	IY <sub>H</sub> ← (nn+1) IY <sub>L</sub> ← (nn)	•	•	X	•	X	•	•	•	11 00	、111 101	010	FD 2A	4	6	20	
											+n→						
D (nn), HL	(nn+1) ← H (nn)←L	•	•	X	•	X	•	•	•	00	100 ←n→ ←n→	010	. 22	3	5	16	
D (nn), dd	(nn + 1) ← dd <sub>H</sub> (nn) ← dd <sub>L</sub>	•	•	x	•	x	•	•	•	11 01	101 dd0 ← n →	101 011	ED	4	6	20	
D (nn), IX	(nn+1) ← IX <sub>H</sub> (nn) ← IX <sub>L</sub>	•	•	×	•	x	•	•	•	11 00	←n→ 011 100 ←n→	101 010	DD 22	4	6	20	
D (nn), IY	(nn+1) ← IY <sub>H</sub> (nn) ← IY <sub>L</sub>	•	•	x	•	x	•	•	•	11 00	+n→ 111 100 +n→	101	FD 22	4	6	20	
											←n→						
DSP, HL DSP. IX	SP ← HL 4SP ← IX	•	•	X	•	X	•	•	•	11	111 011	001 101	F9 DD	1 2	1 2	6 10	
D SP, IX	45P — IX	•	٠	^	•	^	٠	•	•	11	111	001	F9	2	2		
D SP, IY	SP - IY	•	•	X	•	X	•	•	•	11	111	101	FD	2	2	10	
USH qq	(SP - 2) ← qq <sub>L</sub> (SP - 1) ← qq <sub>H</sub>	•	•	x	•	X	•	•	•	11 11	111 qq0	001 101	F9	1	3	11 -	90 Pai 00 BC 01 DE 10 HL
USH IX	$SP \rightarrow SP - 2$ $(SP - 2) \leftarrow IX_L$ $(SP - 1) \leftarrow IX_H$ $SP \rightarrow SP - 2$	•	•	x	•	X	•	•	•	11 11	011 100	101 101	DD E5	2	4	15	10 HL 11 AF
USH IY	$(SP-2) \leftarrow IY_L$ $(SP-1) \leftarrow IY_H$ $SP \rightarrow SP-2$	•	•	X	•	X	٠	•	•	11 11	111 100	101 101	FD E5	2	4	15	
OP qq	$qq_{H} \leftarrow (SP + 1)$ $qqL \leftarrow (SP)$ $SP \rightarrow SP + 2$	•	•	X	•	X	•	•	•	11	qq0	001		1	3	10	
OP IX	$IX_H \leftarrow (SP + 1)$ $IX_L \leftarrow (SP)$ $SP \rightarrow SP + 2$	•	•	X	•	X	•	•	•	11 11	011 100	101 001	DD <sub>.</sub> E1	2	4	14	
OP IY	$ Y_{H} \leftarrow (SP+1) $ $ Y_{L} \leftarrow (SP) $ $SP \rightarrow SP + 2$	•	•	X	•	X	•	•	•	11 11	111 100	101 001	FD E1	2	4	14	

NOTE:  $(PAIR)_H$ ,  $(PAIR)_L$  refer to high order and low order eight bits of the register pair respectively, e.g.,  $BC_L = C$ ,  $AF_H = A$ .

# EXCHANGE, BLOCK TRANSFER, BLOCK SEARCH GROUPS

	Symbolic		_			ngs					Орсос			No. of		No. of T	
Mnemonic	Operation	<u> </u>	Z		Н		PΛ	/ N	С	76	543	210	Hex	Bytes	Cycles	States	Comments
EX DE, HL	DE ++ HL	•	•	X	•		•	•	•	11	101	011	EB	1	1	4	
EX AF, AF'	AF ↔ AF′	•	•	Х	•	Х	•	•	•	00	001	000	08	1	1	4	
EXX	BC ++ BC' DE ++ DE' HL ++ HL'	•	•	X	•	X	•	•	•	11	011	001	D9	1	1	4	Register bank and auxiliary register bank exchange
EX (SP), HL	H ↔ (SP + 1) L ↔ (SP)	•	•	X	•	X	•	•	•	11	100	011	E3	1	5	19	o o name
EX (SP), IX	(SP + 1)	•	•	X	•	X	•	•	•	11	011	101	DD	2	6	23	
	IX <sub>L</sub> ++ (SP)									11	100	011	E3				•
EX (SP), IY	IYH ++ (SP + 1)	•	•	Х	•	X	•	•	•	11	111	101	FD	2	6	23	
	IYL ++ (SP)						①	ı		11	100	011	<b>E</b> 3				
LDI	(DE) ← (HL) DE ← DE +1 HL ← HL +1 BC ← BC −1	•	•	X	0	X	*	0	•	11 10	101 100	101 000	ED A0	2	4	16	Load (HL) into (DE), increment the pointers and decrement the byte counter
							<b>@</b>										(BC)
LDIR	(DE) ← (HL)	•	•	Х	0	X	Õ	0	•	11	101	101	ED	2	5	21	If BC ≠ 0
	DE ← DE + 1 HL ← HL + 1 BC ← BC − 1 Repeat until BC = 0									10	110	000	BO	2	4	16	If BC = 0
							①										
LDD	(DE) ← (HL)	•	•	Х	0	Х		0	•	11	101	101	ED	2	4	16	
	DE ← DE - 1 HL ← HL - 1 BC ← BC - 1						<b>②</b>			10	101	000	A8				***
LDDR	(DE) +- (HL)	•	•	х	0	х	•	0	•	11	101	101	ED	2	5	21	If BC ≠ 0
	DE + DE - 1 HL + HL - 1 BC + BC - 1 Repeat until BC = 0		•				•			10	111	000	B8	2	4	16	If BC = 0
CPI	A - (HL) HL ← HL + 1 BC ← BC - 1	<b>‡</b>	<b>③</b>	x	<b>‡</b>	X	Ψ	1	•	11 10	101 100	101 001	ED A1	2	4	16	

NOTE: ① P/V flag is 0 if the result of BC - 1 = 0, otherwise P/V = 1.
② P/V flag is 0 only at completion of instruction.
③ Z flag is 1 if A = HL, otherwise Z = 0.

# EXCHANGE, BLOCK TRANSFER, BLOCK SEARCH GROUPS (Continued)

Mnemonic	Symbolic Operation	s	z		Fk	ags	P/V	'N	С		Opcod 543		Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
										-					-,		
CPIR	A - (HL)	#	3	×	<b>‡</b>	x	1	1	•	11	101	101	ED	2	5	21	If BC ≠ 0 and A ≠ (HL)
	$HL \leftarrow HL + 1$ $BC \leftarrow BC - 1$ Repeat until A = (HL) or BC = 0									10	110	001	<b>B</b> 1	2	4	16	If BC = 0 or A = (HL)
			3				①										
CPD	A - (HL) HL ← HL - 1 BC ← BC - 1	*		X	*	X	•	1	•	11 10	101 101	101 001	ED A9	2	4	16	
CPDR	A – (HL)	<b>‡</b>	<b>③</b>	X	<b>‡</b>	x	•	1	•	11	101	101	ED	2	5	21	If BC ≠ 0 and A ≠ (HL)
	HL ← HL − 1 BC ← BC − 1 Repeat until A = (HL) or BC = 0									10	111	001	B9	2	4	16	If BC = 0 or A = (HL)

NOTE: 

P/V flag is 0 if the result of BC - 1 = 0, otherwise P/V = 1.

P/V flag is 0 only at completion of instruction.

Takes if A = (HL), otherwise Z = 0.

## 8-BIT ARITHMETIC AND LOGICAL GROUP

Mnemonic	Symbolic Operation	s	z		Fla H	gs	P/V	N	С	76	Opcod 543	9 210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Com	ments
ADD A, r	A←A+r	*	<b>‡</b>	Х	<b>‡</b>	X	٧	0	<b>‡</b>	10	000	ſ		1	1	4	r	Reg.
ADD A, n	A ← A+n	#	#	Х	<b>‡</b>	Х	٧	0		11	000	110		2	2	7	000	В
											←n→						001	C
																	010	D
ADD A, (HL)	A - A+(HL)	<b>‡</b>	<b>‡</b>	Х	<b>‡</b>	Х	٧	0	<b>‡</b>	10	000	110		1	2	7	011	E
ADD A, (IX + c	d) A←A + (IX + d)	#		Х	<b>‡</b>	Х	٧	0	<b>‡</b>	11	011	101	DD	3	5	19	100	H
										10	000	110					101	L
											<b>-</b> d→						111	A
ADD A, (IY+c	d) A ← A + (IY + d)	<b>‡</b>	\$	Х	<b>‡</b>	Х	٧	0	<b>‡</b>	11	111	101	FD	3	5	19		
										10	000	110						
											<b>-</b> d→							
ADC A, s	A - A+s+CY	<b>‡</b>	<b>‡</b>	Χ	<b>‡</b>	Х	٧	0	#		001						s is a	ny of r, n
SUB s	A ← A – s	<b>‡</b>	<b>‡</b>	X	<b>‡</b>	Х	٧	1	\$		010						(HL),	(IX+d),
SBC A, s	A - A-s-CY	<b>‡</b>	<b>‡</b>	Χ	<b>‡</b>	Х	٧	1	<b>‡</b>		011						(IY+	d) as
ANDs	A ← A > s	<b>‡</b>	<b>‡</b>	X	1	Х	Ρ	0	0		100						show	n for AC
OR s	A ← A > s	<b>‡</b>	<b>‡</b>	X	0	Х	Ρ	0	0		110						instru	ction. T
XOR s	A - Aes	<b>‡</b>	<b>‡</b>	Х	0	Х	Ρ	0	0		101						indica	ated bits
CP s	A-s	<b>‡</b>	<b>‡</b>	Х	<b>‡</b>	Х	٧	1	<b>‡</b>		111						repla	ce the
																	000	] in the
																	ADD	set abo

PS017801-0602

#### 8-BIT ARITHMETIC AND LOGICAL GROUP (Continued)

Mnemonic	Symbolic Operation	8	z		Fla	ngs	P/V	N	С		Opcod 543	je 210	Hex	No. of Bytes	No. of M Cycles		Comments
INC r	r≠r+1	<b>‡</b>	<b>‡</b>	х	#	Х	٧	0	•	00	r	100		1	1	4	
INC (HL)	(HL) ←																
	(HL) + 1	<b>‡</b>	<b>‡</b>	Х	<b>‡</b>	Х	٧	0	•	00	110	100		1	3	11	
INC (IX+d)	(IX + d) <del>←</del>	<b>‡</b>		X	<b>‡</b>	Х	٧	0	•	11	011	101	DD	3	6	23	
	(1X + d) + 1									00	110	100					
											<b>-</b> -d-	. —					
INC (IY+d)	(IY+d) ←			X	<b>‡</b>	Х	٧	0	•	11	111	101	FD	3	6	23	
	(IY+d)+1									00	110	100					
											<b>-</b> d-	_					
DEC m	m <b>←</b> m – 1	#	<b>*</b>	X	<b>‡</b>	X	٧	1	•			101					

NOTE: m is any of r, (HL), (IX+d), (IY+d) as shown for INC. DEC same format and states as INC. Replace 100 with 101 in opcode.

# GENERAL-PURPOSE ARITHMETIC AND CPU CONTROL GROUPS

	Symbolic				FI	ngs				(	Орсос	le		No. of	No. of M	No. of T	
Mnemonic	Operation	\$	Z		H	_	PΛ	/ N	C	76		210	Hex	Bytes	Cycles	States	Comments
DAA	<b>@</b>	<b>‡</b>	<b>‡</b>	X	*	X	Р	•	<b>‡</b>	00	100	111	27	1	1	4	Decimal adjust
CPL	A <del>-</del> A	•	•	· X	1	X	•	1	•	00	101	111	2F	1	1	4	Complement accumulator (one's complement).
NEG	A - 0 - A	<b>‡</b>	\$	X	<b>‡</b>	Х	٧	1	<b>‡</b>	11	101	101	ED	2	2	8	Negate acc.
										01	000	100	44				(two's complement).
CCF	CY ← CY	•	•	X	X	X	•	0	‡	00	111	111	3F	1	. 1	4	Complement carry flag.
SCF	CY ← 1	•	•	X	0	X	•	0	1	00	110	111	37	1	1	4	Set carry flag.
NOP	No operation	•	•	Х	•	Х	•	•	•	00	000	000	00	1	1	4	- 1
HALT	CPU halted	•	•	Х	•	Х	•	•	•	01	110	110	76	1	1	4	
DI ★	IFF ← 0	•	•	Х	•	Х	•	•	•	11	110	011	F3	1	1	4	
El ★	IFF ← 1	•	٠	Х	•	Х	•	•	•	11	111	011	FB	1	1	4	:
IM 0	Set interrupt	•	•	Х	•	Х	•	•	•	11	101	101	ΕD	2	2	8	
	mode 0									01	000	110	46				
IM 1	Set interrupt mode 1	•	•	X	•	X	•	•	•	11	101	101	ED	2	2	8	
IM 2	Set interrupt			х		х	_			01 11	010 101	110 101	56 ED	•	•	•	:
	mode 2	•		^	•	^	•	•	•	01	011	110	ED 5E	2	2	8	!

NOTES: @ converts accumulator content into packed BCD following add or subtract with packed BCD operands. IFF indicates the interrupt enable flip-flop.

CY indicates the carry flip-flop.

\* indicates interrupts are not sampled at the end of EI or DI.

#### **16-BIT ARITHMETIC GROUP**

	Symbolic				Fla						Opcod			No. of	No. of M	No. of T		
Mnemonic	Operation	S	Z		Н		P/V	N	С	76	543	210	Hex	Bytes	Cycles	States	Соп	merits
ADD HL, ss	HL ← HL+ss	٠	•	Х	Х	Χ	•	0	<b>‡</b>	00	ssl	001		1	3	1,1	SS	R <b>e</b> g.
																	00	В¢
ADC HL, ss	HL ←																01	D₿
	HL+ss+CY	<b>‡</b>	<b>‡</b>	Х	Χ	Х	٧	0	<b>‡</b>	11	101	101	ED	2	4	15	10	НĻ
										01	ss1	010					11	SP
BC HL, ss	HL ←																	
;	HL-ss-CY	<b>‡</b>	<b>‡</b>	Х	Х	Х	٧	1	<b>‡</b>	11	101	101	ED	2	4	15		
										01	ss0	010						
ADD IX, pp	IX + IX + pp	•	•	Х	Χ	Х	•	0	<b>‡</b>	11	011	101	DD	2	4	15	pp_	Reg.
										01	pp1	001					00	В¢
																	01	D€
																	10	IX
																	11	SP
ADD IY, rr	$IY \leftarrow IY + rr$	•	•	Χ	Χ	Х	•	0	<b>‡</b>	11	111	101	FD	2	4	15	rr	Reg.
										00	rr1	001					00	B¢
NC ss	ss ss + 1	•	•	Х	•	Х	•	•	•	00	ss0	011		1	1	6	01	D€
NC IX	IX - IX+1	•	•	Х	•	Х	•	•	•	11	011	101	DD	2	2	10	10	ΙY
										00	100	011	23				11	SP
NC IY	$IY \leftarrow IY + 1$	•	•	Х	•	Х	•	•	•	11	111	101	FD	2	2	10		
										00	100	011	23					
DEC ss	ss - ss - 1	•	•	Х	•	Х	•	•	•	00	ss1	011		1	1	6		
DEC IX	IX ← IX – 1	•	•	Х	•	Х	•	•	•	11	011	101	DD	2	2	10		
										00	101	011	2B					
EC IY	$IY \leftarrow IY - 1$	•	•	Х	•	Х	•	•	•	11	111	101	FD	2	2	10		
										00	101	011	2B					

## **ROTATE AND SHIFT GROUP**

Mnemo	Symbolic onle Operation	s	z		Fla	gs		N	С		Opcod 543		Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
RLCA	CY 7 4 0 4	•	•	x	0	x	•	0	<b>‡</b>	00	000	111	07	1	1	4	Rotate left circular
RLA	CY - 7 - 0	•	•	x	0	X	•	0	<b>‡</b>	00	010	111	<b>17</b>	1	1	4	accumulator. Rotate left accumulator.
RRCA	7 → 0 → CY	•	•	x	0	X	•	0	<b>‡</b>	00	001	111	0F	1	1	4	Rotate right circular
RRA	7 — 0 — CY	•	•	x	0	x	•	0	<b>‡</b>	00	011	111	1F	1	1	4	accumulator. Rotate right accumulator.

# ROTATE AND SHIFT GROUP (Continued)

Maar -	Symbolic	_	_		FI	ags			_		Opcod			No. of	No. of M	No. of T	
	nic Operation	S	Z		Н		PΛ	/ N	<u> </u>	76	543	210	Hex	Bytes	Cycles	States	Comments
RLCr		<b>‡</b>	<b>‡</b>	x	0	x	₽	0	• ‡	11 00	001	011 r	СВ	2	2	8	Rotate left circular register r.
RLC (HL	.) [EV]- 70	‡ 	<b>‡</b>	X	0	X	P	0	<b>‡</b>	11 00	001 000	011 110	СВ	2	4	15	r Reg 000 B
RLC (IX -		.\$	<b>‡</b>	X	0	X	P	0	*	11 11	011 001 ← d →	101 011	DD CB	4	6	23	001 C 010 D 011 E 001 H
RLC (IY +	+ a) }	<b>‡</b>	<b>‡</b>	x	0	x	P	0		11	111	101	FD	4	6	23	101 L 111 A
iL m	$m = r_i(HL_i(IX + d))$	] ; ,(IY+	‡ d)	x	0	x	Р	0	•	00	001 ← d → 000 010		СВ				Instruction format and states are as shown for
RCm	m = r, (HL), (IX + d)	‡ ),(IY+	<b>‡</b>	x	0	x	Ρ	0	*		001						RLCs. To form new opcode replace 000 or RLCs with
lR m	m = r, (HL), (iX + d)	•	‡ d)	x	0	x	Р	0	<b>‡</b>		011						shown code.
LA m	$CY \leftarrow \boxed{7 \leftarrow 0} + \\ m = r_i(HL), (iX + d)$	-	‡ ď)	X	0	X	P	0	<b>‡</b>		100						
RA m	$m = r_i(HL), (IX + d)$			X	0	x	Ρ	0	*	. 2.	101						
RLm	$0+7 \rightarrow 0$ $CY$ $m=r,(HL),(IX+d),$			X	0	x	P	0	*		111						:
רט [	74 20 74 20 A (HL)		*	x	0	x	Р	0	•	11 01	101 101	101 111	ED 6F		5		Rotate digit left and right between the accumu- lator and
RD [	74 30 74 30 A (HL)	*	<b>‡</b>	X	0	x	P	0	•	11 01	101 100	101 111	ED 67	2	5	18	location (HL). The content of the upper half of the accumulator is unaffected.

# BIT SET, RESET AND TEST GROUP

Mnemonic	Symbolic Operation	8	z		Fla H	gs	P/V	N	С	76	Opcod 543		Hex	No. of Bytes	No. of M Cycles	No. of T States	Con	nments
BIT b, r	Z←rb	х	<b>‡</b>	Х	1	х	х	0	•	11	001	011	СВ	2	2	8	r	Reg.
										01	b	ſ					000	В
BIT b, (HL)	Z ← (HL) <sub>b</sub>	Х	<b>‡</b>	Х	1	Х	Х	0	•	11	001	011	CB	2	3	12	001	С
										01	b	110					010	D
BIT b,(IX + d)b	$Z \leftarrow (IX + d)_b$	X	<b>‡</b>	X	1	Х	X	0	•	11	011	101	DD	4	5	20	011	E
										11	001	011	CB				100	Н
											<b>-</b> d-	•					101	L
										01	b	110					111	Α
																	b	Bit Tested
BIT b, $(IY + d)_b$	Z ← (IY+d) <sub>b</sub>	X	<b>‡</b>	X	1	Х	X	0	•	11	111	101	FD	4	5	20	000	0
										11	001	011	CB				001	1
											<b>-</b> d→	•					010	2
										01	b	110					011	3
SET b, r	r <sub>b</sub> ←1	•	•	X	•	Х	•	•	. •	11	001	011	CB	2	2	8	100	4
										11	b	r					101	5
SET b, (HL)	(HL) <sub>b</sub> ← 1	•	•	X	•	Х	•	•	•	11	001	011	CB	2	4	15	110	
										11	b	110					111	7
SET b, (1X + d)	(IX+d) <sub>b</sub> <del></del> 1	•	•	X	•	X	•	•	•	11	011	101	DD	4	6	23		
		•								11	001	011	CB					
											-d-	•						
										11	b	110						
SET b, (IY+d)	$(iY+d)_b \leftarrow 1$	•	•	X	•	Х	•	•	•	11	111	101	FD	4	6	23		
										11	001	011	CB					
											+d →	•						
										11	b	110						
RES b, m	m <sub>b</sub> ← 0	•	•	X	•	X	•	•	•	10							To fo	kw usiA
	m≡r, (HL),														•			ode replace
	(IX+d), $(IY+d)$			•														of SET b, s
									•									10 Flags
																	and	
																		s for SET
																	instr	uction.

NOTE: The notation  $m_b$  indicates location  $m_s$  bit b (0 to 7).

## **JUMP GROUP**

Mnemonic	Symbolic Operation	s	z		FI	<b>ag</b> s		/N	С		Opco 543		Hex	No. of Bytes	No. of M Cycles	No. of T States	•	nments
JP nn	PC ← nn	•	•	Х	•	Х	•	•	•	11	000	011	СЗ	3	3	10	œ	Condition
											← n -	•					000	NZ (non-zero)
											<b>←</b> n-	•					001	Z (zero)
JP cc, nn	If condition cc		•	Х	•	Χ	•	•	•	11	œ	010		3	3	10	010	NC (non-carry)
	is true PC←nn,										<b>←</b> n-	•					011	C (carry)
	otherwise										<b>←</b> n-	•					100	PO (parity odd)
_	continue																101	PE (parity even)
JR e	PC ← PC+e	•	•	Х	•	Х	•	•	•	00		000	18	2	3	12	110	P (sign positive)
	_									•	-e-2						111	M (sign negjative
JR C, e	#C=0,	•	•	Х	•	X	•	•	•	00		000	38	2	2	7	If cor	ndition not met.
	continue									•	-e-2	<b>→</b>						
	HC=1,													2	3	12	If cor	ndition is met.
	PC ← PC+e															•		
JR NC, e	IFC=1,	•	•	Х	•	Х	•	•	•	00			30	2	2	7	If cor	ndition not met.
	continue									•	-e-2	<b>→</b>						
	If C=0,													2	3	12	If cor	ndition is met.
JP Z, e	PC ← PC+e		_	v		v								_	_	_		
	continue	•	•	Х	•	X	•	•	•	00		000	28	2	2	7	If cor	ndition not met.
	If Z = 1,									•	-e-2	-		•		40		
	PC←PC+e													2	3	12	IT CO	ndition is met.
	IfZ=1.	_	_	×		х	_		_	00	100	000	20	2	2	7	16	
	continue	٠	٠	^	•	^	•	•	•		-e-2		20	2	2	′	II COI	ndition not met.
	If Z = 0.									_	6+2			2	3	12	lf oor	ndition is met.
	PC + PC+e													2	3	12	II COI	idition is met.
	PC + HL			¥		Y	•			11	101	001	E9	1	1	4		
, ,	PC+IX						•			11	011	101	DD	2	2	8		
. ()				^		^	-	_		11	101	001	E9	-	2	Ü		
JP (IY)	PC ← IY			x		x	•			11	111	101	FD	2	2	8		
,				•	-	^	-	-	-	11	101	001	E9	-	-	U		
DJNZ, e	B <b>←</b> B – 1		•	х	•	x				00	010		10	2	2	8	If B =	0
=	If B=0.			•		•					-e~2			-	-	•	., 5-	•
	continue																	
	lf B≠0,													2	3	13	If B≠	0.
	PC ← PC+e													-	•			<del></del>

NOTES: e represents the extension in the relative addressing mode.
e is a signal two's complement number in the range < - 126, 129 >.
e - 2 in the opcode provides an effective address of pc + e as PC is incremented by 2 prior to the addition of e.

## **CALL AND RETURN GROUP**

Mnemonic	Symbolic Operation	s	z		Fie H	ags		/N	С	76	Opcod 543		Hex	No. of Bytes	No. of M Cycles	No. of T States	Com	ments
CALL nn	(SP-1)←PC <sub>H</sub>	•	•	X	•	Х	•	•	•	11	001	101	CD	3	5	17		
	(SP-2)←PCL										<b>←</b> n →							
0411	PC ← nn,	_		v	_	х		_	_	44	+n→	100		3	3	10	16 a.a. !	s false.
	If condition cc is false	•	•	^	•	^	•	•	•	11	cc ←n→			3	3	10	II CC I	s raise.
	continue,										+n-			3	5	17	lf cc i	s true.
	same as CALL nn																	
RET	PC <sub>L</sub> ← (SP) PC <sub>H</sub> ←(SP+1)	•	•	X	•	X	•	•	•	11	001	001	C9	1	3	10		
RET ∞	If condition cc is false	•	•	X	•	X	•	•	•	11	cc	000		1	1	5	If cc i	s false.
	continue, otherwise													/1	3	11	If cc i	s true.
	same as RET																œ	Condition
																	000	NZ (non-zero)
																	001	Z (zero)
														_			010	NC (non-carry)
RETI	Return from	•	•	Х	•	Х	٠	•	•	11	101	101	ED	2	4	14	011	C (carry)
DETAIL	interrupt			v		х				01	001 101	101	4D	•		4.4	100 101	PO (parity ¢dd)
RETN <sup>1</sup>	Return from	•	•	^	•	^	•	•	•	11 01	000	101 101	ED 45	2	4	14	110	PE (parity even) P (sign positive)
	non-maskable									UI	000	101	40					·M (sign positive)
RST p	interrupt (SP-1)←PCµ	_	_	v	_	v		_	_	11	t	111		1	3	11	t	b (eithu ueastine)
•	(SP-2)←PC <sub>1</sub>	•	٠	^	•	^	٠	•	•		•	***		•	3	• • •		00H
	PC <sub>H</sub> ← 0																001	08H
	PC <sub>I</sub> ← p																010	10H
	, or b																011	18H
																	100	20H
																	101	28H
																	110	30H
																	111	

NOTE: ¹RETN loads IFF2 → IFF1

## **INPUT AND OUTPUT GROUP**

Mnemonic	Symbolic Operation	S	Z		Fla	age		VN	C	76	Opcod 543	ie 210	Hex	No. of Bytes	No. of M Cycles	No. of T States	Comments
IN A, (n)	A ← (n)	•	٠.	x	•	X	•	•	•	11	011	01	DB	2	3	11	n to A <sub>0</sub> ~ A <sub>7</sub>
											<b>←</b> n-	•					Acc. to A <sub>8</sub> ~ A <sub>15</sub>
IN r, (C)	r ← (C)	<b>‡</b>	#	Х	<b>‡</b>	Х	Ρ	0	•	11	101	101	ED	2	3	12	C to A <sub>0</sub> ~ A <sub>7</sub>
	if $r = 110$ only									01	r	000					B to A <sub>8</sub> ~ A <sub>15</sub>
	the flags will																
	be affected																
			①	)													
INI	(HL) +- (C)	Х	<b>‡</b>	Х	Х	Х	Х	1	х	11	101	101	ED	2	4	16	C to A <sub>0</sub> ~ A <sub>7</sub>
	B ← B – 1									10	100	010	A2				B to A <sub>8</sub> ~ A <sub>15</sub>
	HL+HL+1		2	)													0 10
INIR	(HL) ← (C)	X	1	Х	Х	X	Х	1	х	11	101	101	ED	2	5	21	C to A <sub>0</sub> ~ A <sub>7</sub>
	B+B-1									10	110	010	B2		(If B≠0)		B to A <sub>8</sub> ~ A <sub>15</sub>
	HL ← HL+1													2	4	16	- 10 1 10 1113
	Repeat until								5.						(If B = 0)		
	B=0														·,		
			1	)													
IND	(HL) ← (C)	Х	Ť	х	х	Х	Х	1	х	11	101	101	ΕD	2	4	16	C to A <sub>0</sub> ~ A <sub>7</sub>
	B ← B – 1									10	101	010	AA				B to A <sub>8</sub> ~ A <sub>15</sub>
	HL+HL-1		<b>②</b>														- 101 6 1113
INDR	(HL) ← (C)	Х	$\stackrel{\smile}{1}$	х	х	Х	х	1	х	11	101	101	ED	2	5	21	C to A <sub>0</sub> ~ A <sub>7</sub>
	B-B-1									10	111	010	BA		(If B≠0)		B to A <sub>8</sub> ~ A <sub>15</sub>
	HL+HL-1													2	4	16	
	Repeat until													_	(If B = 0)		
	B=0														<b>(</b> )		
OUT (n), A	(n) <del>-</del> A	•	•	Х	•	X	•	•.	•	11	010	011	D3	2	3	11	n to A <sub>0</sub> ~ A <sub>7</sub>
-	• • • • • • • • • • • • • • • • • • • •										<b>+</b> n→						Acc. to A <sub>8</sub> ~ A <sub>15</sub>
OUT (C), r	(C) ← r	•	•	X	•	Х	•	•	•	11	101	101	ED	2	3	12	C to Ao ~ A7
										01	r	001					B to A8 ~ A15
			1														
OUTI	(C) ← (HL)	X	#	X	X	X	X	1	Х	11	101	101	ED	2 -	4	16	C to A <sub>0</sub> ~ A <sub>7</sub>
	B ← B – 1									10	100	011	A3				B to A <sub>8</sub> ~ A <sub>15</sub>
	HL←HL+1		@														•
OTIR	(C) ← (HL)		1	X	Х	X	Х	1	Х	11	101	101	ED	2	5	21	C to A <sub>0</sub> ~ A <sub>7</sub>
	B+B-1									10	110	011	<b>B</b> 3		(If B≠0)		B to A <sub>8</sub> ~ A <sub>15</sub>
	HL+HL+1													2	4	16	0 .0
	Repeat until														(If $B = 0$ )		
	B=0														·/		
			①														•
OTUC	(C) ← (HL)	X	*	Х	X	X	X	1	Х	11	101	101	ED	2	4	16	C to $A_0 \sim A_7$
	B ← B – 1									10	101	011	AB				B to A <sub>B</sub> ~ A <sub>15</sub>
	HL ← HL – 1																•
			@														
OTOR	(C) ← (HL)		$\tilde{1}$	х	Х	Х	Х	1	Х	11	101	101	ED	2	5	21	C to A <sub>0</sub> ~ A <sub>7</sub>
	B ← B – 1									10	111	011			(If B≠0)		B to A <sub>8</sub> ~ A <sub>15</sub>
	HL←HL-1													2	4	16	0 10
	Repeat until													_	(If $B = 0$ )		
	B=0																

NOTES: ① If the result of B – 1 is zero, the Z flag is set; otherwise it is reset.
② Z flag is set upon instruction completion only.

#### **SUMMARY OF FLAG OPERATION**

	D <sub>7</sub>							Do	
Instructions	s	Z		Н		P/V	N	C	Comments
ADD A, s; ADC A, s	<b>‡</b>	#	X	<b>‡</b>	X	٧	0	<b>‡</b>	8-bit add or add with carry.
SUB s; SBC A, s; CP s; NEG	<b>‡</b>	#	X	<b>‡</b>	Х	٧	1	<b>‡</b>	8-bit subtract, subtract with carry, compare and negate accumulator.
AND s	<b>‡</b>	#	Х	1	Х	Ρ	0	0	Logical operation.
ORs, XORs	<b>‡</b>	#	Х	0	Х	Р	0	0	Logical operation.
INCs	<b>‡</b>	<b>‡.</b>	Х	<b>‡</b>	Х	٧	0	•	8-bit increment.
DEC s		#	Х	<b>*</b>	Х	٧	1	•	8-bit decrement.
ADD DD, as	•	•	Х	Х	Х	•	0	<b>‡</b>	16-bit add.
ADC HL. ss		<b>‡</b>	Х	Х	Х	٧	0	<b>‡</b>	16-bit add with carry.
SBC HL. ss			Х	Х	Х	٧	1	<b>‡</b>	16-bit subtract with carry.
RLA; RLCA; RRA; RRCA	•	•	X	0	X	•	0	#	Rotate accumulator.
RL m; RLC m; RR m; RRC m; SLA m; SRA m; SRL m	<b>‡</b>	<b>‡</b>	X	0	X	P	0	<b>‡</b>	Rotate and shift locations.
RLD: RRD		#	Х	0	Χ	Р	0	•	Rotate digit left and right.
DAA			X	ŧ	X	P	•	<b>‡</b>	Decimal adjust accumulator.
CPL	•	•	X	1	X	•	1	•	Complement accumulator.
SCF	•	•	Х	0	Х	•	0	1	Set carry.
CCF	•	•	X	X	X	•	Ö	<b>‡</b>	Complement carry.
IN r (C)			X	0	X	Ρ	0	•	Input register indirect.
INI; IND; OUTI; OUTD	X	į	X	X	Х	Х	1	•	Block input and output, $Z = 1$ if $B \neq 0$ , otherwise $Z = 0$ .
INIR; INDR; OTIR; OTDR	X	1	Х	Х	Х	Х	1	•	Block input and output. $Z = 1$ if $B \neq 0$ , otherwise $Z = 0$ .
LDI; LDD	X	X	X	0	X	#	0	•	Block transfer instructions. P/V = 1 if BC ≠ 0, otherwise P/V = 0.
LDIR; LDDR	X	X	Х	Ô	X	Ó	0	•	Block transfer instructions. $P/V = 1$ if $BC \neq 0$ , otherwise $P/V = 0$
CPI; CPIR; CPD; CPDR	X	<b>‡</b>	X	X	X	<b>‡</b>	1	•	Block search instructions. $Z = 1$ if $A = (HL)$ , otherwise $Z = 0$ . $P/V = 1$ if $BC \neq 0$ , otherwise $P/V = 0$ .
LD A; I, LD A, R	<b>‡</b>	#	X	0	X	IFF	0	•	IFF, the content of the interrupt enable flip-flop, (IFF <sub>2</sub> ), is copied into the P/V flag.
BIT b, s	X	#	X	1	Χ	Х	0	•	The state of bit b of location s is copied into the Z flag.

## **SYMBOLIC NOTATION**

Symbol	Operation	Symbol	Operation
S	Sign flag, S = 1 if the MSB of the result is 1.	<b>‡</b>	The flag is affected according to the result of the
Z	Zero flag. $Z = 1$ if the result of the operation is 0.		operation.
PΝ	Parity or overflow flag. Parity (P) and overflow (V)	•	The flag is unchanged by the operation.
	share the same flag. Logical operations affect	0	The flag is reset by the operation.
	this flag with the parity of the result while	1	The flag is set by the operation.
	arithmetic operations affect this flag with the	X	The flag is indeterminate.
	overflow of the result. If P/V holds parity: P/V = 1	٧	P/V flag affected according to the overflow result
	if the result of the operation is even; P/V = 0 if		of the operation.
	result is odd. If P/V holds overflow, P/V = 1 if the	Р	PN flag affected according to the parity result of
	result of the operation produced an overflow. If		the operation.
	PN does not hold overflow. $PN = 0$ .	r	Any one o the CPU registers A, B, C, D, E, H, L.
H*	Half-carry flag. H = 1 if the add or subtract	s	Any 8-bit location for all the addressing modes
• •	operation produced a carry into, or borrow from,		allowed for the particular instruction.
	bit 4 of the accumulator.	SS	Any 16-bit location for all the addressing modes
N*	Add/Subtract flag. N = 1 if the previous		allowed for that instruction.
•••	operation was a subtract.	ä	Any one of the two index registers IX or IY.
С	Carry/Link flag. C = 1 if the operation produced	Ř	Refresh counter.
•	a carry from the MSB of the operand or result.	n	8-bit value in range < 0, 255 >.
		nn	16-bit value in range < 0, 65535 >.

<sup>\*</sup>H and N flags are used in conjunction with the decimal adjust instruction (DAA) to properly correct the result into packed BCD format following addition or subtraction usin. perands with packed BCD format.

#### **CPU REGISTERS**

Figure 4 shows three groups of registers within the CPU. The first group consists of duplicate sets of 8-bit registers: a principal set and an alternate set [designated by ' (prime), e.g., A']. Both sets consist of the Accumulator register, the Flag register, and six general-purpose registers. Transfer of data between these duplicate sets of registers is accomplished by use of "Exchange" instructions. The result is faster response to interrupts and easy, efficient implementation of such versatile programming techniques

as background-foreground data processing. The second set of registers consists of six registers with assigned functions. These are the I (Interrupt register), the R (Refresh register), the IX and IY (Index registers), the SP (Stack Pointer), and the PC (Program Counter). The third group consists of two interrupt status flip-flops, plus an additional pair of flip-flops which assists in identifying the interrupt mode at any particular time. Table 1 provides further information on these registers.




Figure 4. CPU Registers

#### **INTERRUPTS: GENERAL OPERATION**

The CPU accepts two interrupt input signals:  $\overline{\text{NMI}}$  and  $\overline{\text{INT}}$ . The  $\overline{\text{NMI}}$  is a non-maskable interrupt and has the highest priority.  $\overline{\text{INT}}$  is a lower priority interrupt and it requires that interrupts be enabled in software in order to operate.  $\overline{\text{INT}}$  can be connected to multiple peripheral devices in a wired-OR configuration.

The Z80 has a single response mode for interrupt service on the non-maskable interrupt. The maskable interrupt, INT, has three programmable response modes available. These are:

- Mode 0 similar to the 8080 microprocessor.
- Mode 1 Peripheral Interrupt service, for use with non-8080/Z80 systems.

Mode 2 - a vectored interrupt scheme, usually daisychained, for use with the Z80 Family and compatible peripheral devices.

The CPU services interrupts by sampling the  $\overline{\text{NMI}}$  and  $\overline{\text{INT}}$  signals at the rising edge of the last clock of an instruction. Further interrupt service processing depends upon the type of interrupt that was detected. Details on interrupt responses are shown in the CPU Timing Section.

Non-Maskable Interrupt (NMI). The nonmaskable interrupt cannot be disabled by program control and therefore will be accepted at all times by the CPU. NMI is usually reserved for servicing only the highest priority type interrupts, such as that for orderly shutdown after power

#### **PIN DESCRIPTIONS**

**A<sub>0</sub>-A<sub>15</sub>.** Address Bus (output, active High, 3-state). A<sub>0</sub>-A<sub>15</sub> form a 16-bit address bus. The Address Bus provides the address for memory data bus exchanges (up to 64K bytes) and for I/O device exchanges.

BUSACK. Bus Acknowledge (output, active Low). Bus Acknowledge indicates to the requesting device that the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR have entered their high-impedance states. The external circuitry can now control these lines.

BUSREQ. Bus Request (input, active Low). Bus Request has a higher priority than NMI and is always recognized at the end of the current machine cycle. BUSREQ forces the CPU address bus, data bus, and control signals MREQ, IORQ, RD, and WR to go to a high-impedance state so that other devices can control these lines. BUSREQ is normally wired-OR and requires an external pullup for these applications. Extended BUSREQ periods due to extensive DMA operations can prevent the CPU from properly refreshing dynamic RAMs.

 $D_0$ - $D_7$ . Data Bus (input/output, active High, 3-state).  $D_0$ - $D_7$  constitute an 8-bit bidirectional data bus, used for data exchanges with memory and I/O.

HALT. Halt State (output, active Low). HALT indicates that the CPU has executed a Halt instruction and is awaiting either a nonmaskable or a maskable interrupt (with the mask enabled) before operation can resume. While halted, the CPU executes NOPs to maintain memory refresh.

**INT.** Interrupt Request (input, active Low). Interrupt Request is generated by I/O devices. The CPU honors a request at the end of the current instruction if the internal software-controlled interrupt enable flip-flop (IFF) is enabled. INT is normally wired-OR and requires an external pullup for these applications.

IORQ. Input/Output Request (output, active Low, 3-state). IORQ indicates that the lower half of the address bus holds a valid I/O address for an I/O read or write operation. IORQ is also generated concurrently with M1 during an interrupt acknowledge cycle to indicate that an interrupt response vector can be placed on the data bus.

M1. Machine Cycle One (output, active Low). M1, together with MREQ, indicates that the current machine cycle is the opcode fetch cycle of an instruction execution. M1, together with IORQ, indicates an interrupt acknowledge cycle.

MREQ. Memory Request (output, active Low, 3-state). MREQ indicates that the address bus holds a valid address for a memory read or memory write operation.

NMI. Non-Maskable Interrupt (input, negative edgetriggered). NMI has a higher priority than INT. NMI is always recognized at the end of the current instruction, independent of the status of the interrupt enable flip-flop, and automatically forces the CPU to restart at location 0066H.

RD. Read (output, active Low, 3-state). RD indicates that the CPU wants to read data from memory or an I/O device. The addressed I/O device or memory should use this signal to gate data onto the CPU data bus.

**RESET.** Reset (input, active Low). RESET initializes the CPU as follows: it resets the interrupt enable flip-flop, clears the PC and Registers I and R, and sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state, and all control output signals go to the inactive state. Note that RESET must be active for a minimum of three full clock cycles before the reset operation is complete.

**RFSH.** Refresh (output, active Low). RFSH, together with MREQ, indicates that the lower seven bits of the system's address bus can be used as a refresh address to the system's dynamic memories.

WAIT. Wait (input, active Low). WAIT indicates to the CPU that the addressed memory or I/O devices are not ready for a data transfer. The CPU continues to enter a Wait state as long as this signal is active. Extended WAIT periods can prevent the CPU from properly refreshing dynamic memory.

WR. Write (output, active Low, 3-state). WR indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.

PS017801-0602

## **CPU TIMING**

The Z80 CPU executes instructions by proceeding through a specific sequence of operations:

- Memory read or write
- I/O device read or write
- Interrupt acknowledge

The basic clock period is referred to as a T time or cycle, and three or more T cycles make up a machine cycle (M1, M2 or M3 for instance). Machine cycles can be extended either by the CPU automatically inserting one or more Wait states or by the insertion of one or more Wait states by the user.

Instruction Opcode Fetch. The CPU places the contents of the Program Counter (PC) on the address bus at the start of the cycle (Figure 5). Approximately one-half clock cycle later, MREQ goes active. When active, RD indicates that the memory data can be enabled onto the CPU data bus.

The CPU samples the  $\overline{WAIT}$  input with the falling edge of clock state  $T_2$ . During clock states  $T_3$  and  $T_4$  of an  $\overline{M1}$  cycle, dynamic RAM refresh can occur while the CPU starts decoding and executing the instruction. When the Refresh Control signal becomes active, refreshing of dynamic memory can take place.




Figure 5. Instruction Opcode Fetch

Memory Read or Write Cycles. Figure 6 shows the timing of memory read or write cycles other than an opcode fetch (M1) cycle. The MREQ and RD signals function exactly as in the fetch cycle. In a memory write cycle, MREQ also

becomes active when the address bus is stable. The  $\overline{WR}$  line is active when the data bus is stable, so that it can be used directly as an  $R\overline{W}$  pulse to most semiconductor memories.





Figure 6. Memory Read or Write Cycles

Input or Output Cycles. Figure 7 shows the timing for an I/O read or I/O write operation. During I/O operations, the CPU automatically inserts a single Wait state ( $T_{WA}$ ). This

extra Wait state allows sufficient time for an 1/O port to decode the address from the port address lines.




T<sub>WA</sub> = One wait cycle automatically inserted by CPU.

Figure 7. Input or Output Cycles

Interrupt Request/Acknowledge Cycle. The CPU samples the interrupt signal with the rising edge of the last clock cycle at the end of any instruction (Figure 8). When an interrupt is accepted, a special  $\overline{\text{M1}}$  cycle is generated.

During this  $\overline{\text{M1}}$  cycle,  $\overline{\text{IORQ}}$  becomes active (instead of  $\overline{\text{MREQ}}$ ) to indicate that the interrupting device can place an 8-bit vector on the data bus. The CPU automatically adds two Wait states to this cycle.


27



PS017801-0602

Non-Maskable Interrupt Request Cycle. NMI is sampled at the same time as the maskable interrupt input INT but has higher priority and cannot be disabled under software control. The subsequent timing is similar to that of a normal

memory read operation except that data put on the bus by the memory is ignored. The CPU instead executes a restart (RST) operation and jumps to the  $\overline{\text{NMI}}$  service routine located at address 0066H (Figure 9).




<sup>\*</sup>Although NMI is an asynchronous input, to guarantee its being recognized on the following machine cycle, NMI's falling edge must occur no later than the rising edge of the clock cycle preceding the last state of any instruction cycle (T<sub>LI</sub>).

Figure 9. Non-Maskable Interrupt Request Operation

Bus Request/Acknowledge Cycle. The CPU samples BUSREQ with the rising edge of the last clock period of any machine cycle (Figure 10). If BUSREQ is active, the CPU sets its address, data, and MREQ, IORQ, RD, and WR lines

to a high-impedance state with the rising edge of the next clock pulse. At that time, any external device can take control of these lines, usually to transfer data between memory and I/O devices.



NOTES: 1)  $T_{LM}$  = Last state of any M cycle. 2)  $T_X$  = An arbitrary clock cycle used by requesting device.

Figure 10. BUS Request/Acknowledge Cycle