imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



[®]ZiL05

PRODUCT SPECIFICATION

Z84013/015 Z84C13/Z84C15

IPC INTELLIGENT PERIPHERAL CONTROLLER

FEATURES

- Z84C00 Z80 CPU with Z84C30 CTC, Z84C4X SIO, CGC, Watch Dog Timer(WDT). In addition, Z84C15 and Z84015 have Z84C20 PIO.
- High speed operation 6, 10 MHz
- 16 MHz operation for Z84C15 only.
- Low power consumption in four operation modes: 41 mA Typ. (Run mode)
 6 mA Typ. (Idle1 mode)
 60 μA Typ. (Idle2 mode)
 0.5 μA Typ. (Stop mode)
- Wide operational voltage range (5V ± 10%).
- TTL/CMOS compatible.
- Z84013 features:
 - Z84C00 Z80 CPU
 - On-chip two channel SIO (Z80 SIO).
 - On-chip four channel Counter Timer Controller (Z80 CTC).
 - Built-in Clock Generator Controller (CGC).

GENERAL DESCRIPTION

The Intelligent Peripheral Controller (IPC) is a series of highly superintegrated devices with four versions. The Z84C13 and the Z84C15 are upward compatible versions of the Z84013 and the Z84015. The Z84015 is a CMOS 8-bit microprocessor integrated with the CTC, SIO, CGC, WDT and the PIO into a single 100-pin Quad FlatPack(QFP) package. The Z84013 is the Z84015 without PIO, and is housed in a 84-pin PLCC package. The Z84C13 is the Z84013 with enhancements and the Z84C15 is the Z84015 with enhancements. These high-end superintegrated intelligent peripheral controllers are targeted for a broad range of applications ranging from error correcting modems to enhancement/cost reductions of existing hardware using Z80-based discrete peripherals. Figures 1 and 2 show the difference between the Z84013/015 and the Z84C13/Z84C15.

Hereinafter, use the word IPC on the description dovering all versions (Z84C13/Z84C15 and Z84O13/Z84O15). Use Z84C13/C15 on the description that applies only to the Z84C13 and Z84C15, and use Z84O13/O15 on the description that applies only to the Z84O13 and Z84O15.

- Built-in Watch Dog Timer (WDT).
- Noise filter to CLK/TRG inputs of the CTC.
- 84-pin PLCC package.

Z84015 features:

 All Z84013 features, plus on-chip two 8-bit ports (Z80 PIO) and 100-pin QFP package.

Z84C13/Z84C15 enhancements to Z84013/Z84015:

- Power-on reset.
 - Addition of two chip select pins.
 - 32-bit CRC for Channel A of SIO.
 - Wait state generator.
- Simplified EV mode selection.
- Schmitt-trigger inputs to transmit and receive clocks of the SIO.
- Crystal divide-by-one mode.
- 100-pin VQFP (Z84C15 only)

Z84013	Z84015
CPU CGC SIO WDT CTC	CPU CGC SIO WDT CTC PIO

Figure 1. Z84013/015 Version




Figure 2. Z84C13/C15 Version





Figure 3. Z84013/Z84C13 Pin-out Assignments



Z84C15 Pin-out Assignments

PS018201-0602




Figure 4. Z84015/Z84C15 Pin-out Assignments

PIN DEFINITIONS

The pin assignment for each device is shown in Figures 3 and 4. Following is the description on each pin. For the description and the pin number, if stated as "x13" or "x15", that applies to both Z84C13/Z84013 or Z84C15/Z84015. Otherwise, C13 for Z84C13, C15 for Z84C15, 013 for Z84013 and 015 for Z84015.

CPU SIGNALS

Pin Name	Pin Number	Input/Output, 3-State	Function
AO-A 15	16-1(x13), 6-1, 100-91(x15)	I/O	16-bit address bus. Specifies I/O and memory addresses to be accessed. During the refresh period, addresses for refreshing are output. The bus is an input when the external master is accessing the on-chip peripherals.
D0-D7	83-76(×13), 89-82(×15)	I/O	8-bit bidirectional data bus. When the on-chip CPU is accessing on-chip peripherals, these lines are set to output and hold the data to/from on-chip peripherals.
/RD	30(x13), 14(x15)	I/O	Read signal. CPU read signal for accepting data from memory or I/O devices. When an external master is accessing the on-chip peripherals, it is an input signal.
ſŴŖ	20(x13), 13(x15)	I/O	Write Signal. This signal is output when data, to be stored in a specified memory or peripheral LSI, is on the MPU data bus. When an external master is accessing the on-chip peripherals, it is an input signal.
/MREQ	23(x13), 17(x15)	I/O, 3-State	Memory request signal. When an effective ad- dress for memory access is on the address bus, "0" is output. When an external master is accessing the on-chip peripherals, it is an tri- state signal.
/IORQ	21(x13), 15(x15)	I/O	I/O request signal. When addresses for I/O are on the lower 8 bits (A7-A0) of the address bus in the I/O operation, "0" is output. In addition, the /IORQ signal is output with the /M1 signal at the time of interrupt acknowledge cycle to inform peripheral LSI of the state of the interrupt response vector is when put on the data bus. When an external master is accessing the on- chip peripherals, it is an input signal.
/M1	17(x13), 8(x15)	I/O	Machine cycle "1". <i>I</i> MREQ and "0" are putput together in the operation code fetch cycle. /M1 is output for every opcode fetch when a two byte opcode is executed. In the maskable interrupt acknowledge cycle, this signal is output together with /IORQ. It is 3-stated in EV mode.

CPU SIGNALS (Continued)

Pin Name	Pin Number	Input/Output, 3-State	Function
/RFSH	26(x13), 7(x15)	Out, 3-State	The refresh signal. When the dynamic memory refresh address is on the low order byte of the address bus, /RFSH is active along with /MREQ signal. This pin is 3-stated in EV mode.
/INT	25(x13), 19(x15)	Open drain	Maskable interrupt request signal. Interrupt is generated by peripheral LSI. This signal is accepted if the interrupt enable Flip-Flop (IFF) is set to "1". The /INT signal of on-chip peripherals is internally wired - OR without pull-up resistors and requires external pull-up. Also, interrupts from on-chip peripherals go out from this pin.
/NMI	56(x13), 63(x15)	in ·	Non-maskable interrupt request signal. This interrupt request has a higher priority than the maskable interrupt request and does not rely upon the state of the interrupt enable Flip-Flop (IFF).
/HALT	31(x13), 81(x15)	Out, 3-State	Halt signal. Indicates that the CPU has executed a HALT instruction. This signal is 3-stated in EV mode.
/BUSREQ	18(x13), 10(x15)	In	BUS request signal. /BUSREQ requests place- ment of the address bus, data bus, /MREQ. /IORQ, /RD and /WR signals into the high impedance state. /BUSREQ is normally wired- OR and a pull-up resistor is externally connected.
/BUSACK	29(x13), 12(x15)	Out (013/015), Out/3-State (C13/C15)	Bus Acknowledge signal. In response to /BUSREQ signal, /BUSACK informs a peripheral LSI that the address bus, data bus, /MREQ, /IORQ, /RD and /WR signals have been placed in the high impedance state.
Note: For the Z84	4013/015 the /BUSACK signal w	rill not be 3-stated during EV mode. F	or the Z84C13/C15 the /BUSACK will be 3-stated during EV mode.
WAIT	19(x13), 11(x15)	In(013/015), I/O(C13/C15)	Wait signal. /WAIT informs the CPU that specified memory or peripheral is not ready for data transfer. As long as /WAIT signal is active, MPU is continuously kept in the wait state.

Note: For the Z84C13/C15, the /WAIT pin becomes an output to bring out on-chip wait state generator during the EV mode.

CPU SIGNALS (Continued)

Pin Name	Pin Number	Input/Output, 3-State	Function
A7RF	55(x13), 70(x15)	Out	1-bit auxiliary address bus. Output is the same as bit-7 (A7) of the address bus. However, during a refresh cycle, this pin outputs the address which is the most significant bit of the 8-bit refresh address signal linked to the low order 7 bits of the address bus.

CTC SIGNALS

Pin Name	Pin Number	Input/Output, 3-State	Function
CLK/TRG0 - CLK/TRG3	75-72(x13), 81-78(x15)	In	External clock/trigger input. These four CLK/ TRG pins correspond to four Counter/Timer Channels. In the counter mode, each active edge will cause the downcounter to decremen by one. In timer mode, an active edge will start the timer. It is program selectable whether the active edge is rising or falling.
ZC/TO0 - ZC/TO3	68-71(x13), 74-77(x15)	Out	Zero count/timer out signal. In either timer or counter mode, pulses are output when the down-counter has reached zero.

SIO SIGNALS

Pin Name	Pin Number	Input/Output, 3-State	Function
/W//RDYA, /W//RDYB	32,54(x13), 30,52(x15)	Out	Wait/Ready signal A and Wait/Ready signal B. Used as /WAIT or /READY depending upon SIO programming. When programmed as /WAIT they go active at "0", alerting the CPU that addressed memory or I/O devices are not ready by requesting the CPU to wait. When programmed as /READY, they are active at "0" which determines when a peripheral device associated with a DMA port is for read/write data.
/SYNCA, /SYNCB	33,53(x13), 31,51(x15)	I/O	Synchronous signals.In asynchronous receive mode, they act as /CTS and /CDC. In external sync mode, these signals act as inputs. In internal sync mode, they act as outputs.
RxDA, RxDB	34,52(x13), 32,50(x15)	In	Serial receive data signal.

.

SIO SIGNALS (Continued)

Pin Name	Pin Number	Input/Output, 3-State	Function
/RxCA, /RxCB	35,51(x13), 33,49(x15)	In	Receive clock signal. In the asynchronous mode, the receive clocks can be 1, 16, 32, or 64 times the data transfer rate.
/TxCA, /TxCB	36,50(x13), 34,48(x15)	In	Transmitter clock signal. In the asynchronous mode, the transmitter clocks can be 1, 16, 32, or 64 times the data transfer rate.
TxDA, TxDB	37,49(x13), 35,47(x15)	Out	Serial transmit data signal.
/DTRA, /DTRB	38,48(x13), 36,46(x15)	Out	Data terminal ready signal. When ready, these signals go active to enable the terminal transmitter. When not ready they go inactive to disable the transfer from the terminal.
/rtsa, /rtsb	39,47(x13), 37,45(x15)	Out	Request to send signal. "O" when transmitting serial data. They are active when enabling their receivers to transmit data.
/CTSA, /CTSB	40,46(x13), 38,44(x15)	In	Clear to send signal. When "0", after transmit- ting these signals the modem is ready to receive serial data. When ready, these signals go active to enable terminal transmitter. When not ready, these signals go inactive to disable transfer from the terminal.
/DCDA, /DCDB	41,45(x13), 39,43(x15)	In	Data carrier detect signal. When "0", serial data can be received. These signals are active to enable receivers to transmit.

SYSTEM CONTROL SIGNALS

Pin Name	Pin Number	Input/Output, 3-State	Function
IEI	60(x13), 72(x15)	In	Interrupt enable input signal. IEI is used with the IEO to form a priority daisy chain when there is more than one interrupt-driven peripheral.
IEO	59(x13), 71(x15)	Out	The interrupt enable output signal. In the daisy chain interrupt control, IEO controls the interrupt of external peripherals. IEO is active when IEI is "1" and the CPU is not servicing an interrupt from the on-chip peripherals.
/CS0 (C13/C15 only)	42(C13), 40(C15)	Out	Chip Select 0. Used to access external memory or I/O devices. This pin has been assigned to "ICT" pin on Z84013/015. This signal is decoded only from A15-A12 without control signals. Refer to "Functional Description" on-chip select signals for further explanation.

PS018201-0602

SYSTEM CONTROL SIGNALS (Continued)

Pin Name	Pin Number	Input/Output, 3-State	Function
/CS1 (C13/C15 only)	40(x13), 42(x15)	Out	Chip Select 1. Used to access external memory or I/O devices. This pin has been assigned to "ICT" pin on Z84013/015. This signal is decoded only from A15-A12 without control signals. Refer to "Functional Description" on-chip select signals for further explanation.
/WDTOUT	61(×13), 73(×15)	Out(013/015), Open Drain(C13/C15)	Watch Dog Timer Output signal. Output pulse width depends on the externally connected pin.
/RESET	28(x13), 9(x15)	Input(013/015), I/O (Open Drain) (C13/C15)	Reset signal. /RESET signal is used for initializing MPU and other devices in the system. Also used to return from the steady state in the STOP or IDLE modes.

Note: For the Z84013/Z84015 the /RESET must be kept in active state for a period of at least three system clock cycles.

Note: For the Z84C 13/Z84C 15, during the power-up sequence, the /RESET becomes an Open drain output and the Z84C 13/C 15 will drive this pin to "0" for 25 to 75 msec after the power supply passes through approx. 2.2V and then reverts to input. If it receives the /RESET signal after power-on sequence, it will drive /RESET pin for 16-processor clock cycles depending on the status of Reset Output Disable bit in Misc Control Register. If this Reset output is disabled, it must be kept in active state for a period of at least three system clock cycles. Note, that if using Z84C 13/C15 in a Z84013/ 015 socket, modification may be required on the reset circuit since this pin is "pure input pin" on the Z84013/015. Also, the /RESET pin doesn't have internal pull-up resistors and therefore requires external pull-ups. For more details on the device, please refer to "Functional Description."

XTAL1	63(x13), 65(x15)	In	Crystal oscillator connecting terminal. A parallel resonant crystal is recommended. If external clock source is used as an input to the OGC unit, supply clock goes into this terminal. If external clock is supply to CLKIN pin (without CGC unit), this terminal must be connected to "0" or "1".
XTAL2	63(×13), 66(×15)	Out	Crystal oscillator connecting terminal.
CLKIN	67(x13), 69(x15)	, In	Single-phase System Clock Input.
CLKOUT	66(×13), 68(×15)	Out	Single-phase clock output from on-chip Clock Generator/Controller.
EV	58(x13), 67(x15)	In	Evaluator signal. When "1" is applied to this pin, IPC is put in Evaluation mode.

Note: For the Z84013/015, together with /BUSREQ, the EV signal puts the IPC into the evaluation mode. When this signal becomes active, the status of M1, /HALT and /RFSH change to input. When using Z84013/015 as an evaluator chip, the CPU is electrically disconnected after one machine cycle is executed with the EV signal "1" and the /BUSREQ signal "0". It follows the instructions from the other CPU (of ICE). Upon receiving /BUSREQ; A15-A0, /MREQ, /IORQ, /RD and /WR are changed to input and D7-D0 changes its direction. /BUSACK is NOT 3-stated so it should be disconnected by an externally connected circuit. For details, please refer to "Functional Description" on EV mode.

SYSTEM CONTROL SIGNALS (Continued)

Note: For the Z84C13/C15, to access on-chip resources from the CPU (e.g., ICE CPU), the CPU is electrically disconnected; A15-A0, /MREQ, /IORQ, /RD and /WR are changed to input; D7-D0 changes its direction; /M1, /HALT and /RFSH are put into the high impedance state when the EV pin is set to "1". Also, /BUSACK is 3-stated. For details, please refer to "Functional Description" on EV mode.

Pin Name	Pin Number	Input/Output, 3-State	Function
ICT	42,44(013), 40,42(015), Not with C13/C15	Out	Test pins. Used in the open state.
NC	24,27,57,65(x13), Not with x15		Not connected.
VCC	43,84(x13), 41,90(x15)	Power Supply	+5 Volts
VSS	22, 62(x13), 16,64(x15)	Power Supply	0 Volts

PIO SIGNALS (for the Z84x15 only)

.

Pin Name	Pin Number	Input/Output, 3-State	Function
/ASTB	21(x15)	In	Port A strobe pulse from a peripheral device. The signal is used as the handshake between Por A and external circuits. The meaning of this signa depends on the mode of operation selected for Port A (see "PIO Basic Timing").
/BSTB	61(x15)	In	Port B strobe pulse from a peripheral device. This signal is used as the handshake between Port B and external circuits. The meaning of this signal is the same as /ASTB, except when Port A is in mode 2 (see "PIO Basic Timing").
ARDY	20(x15)	Out	Register A ready signal. Used as the handshake between Port A and external circuits. The meaning of this signal depends on the mode of operation selected for Port A (see "PIO Basic Timing").
BRDY	62(x15)	Out	Register B ready signal. Used as the handshake between Port B and external circuits. The meaning of this signal is the same as ARDY except when Port A is in mode 2 (see "PIO Basic Timing").
PA7-PA0	22-29(x15)	I/O, 3-State	Port A data signals. Used for data transfer between Port A and external circuits.
PB7-PB0	53-60(x15)	I/O, 3-State	Port B data signals. Used for transfer between Port B and external circuits.

.

Pin Name	Pin # X13	Pin # X15	Function
/RESET	28	9	Functionality is different.
/WAIT	19	15	Functionality is different.
EV	58	67	Functionality is different.
/WDTOUT	61	73	Push-pull output on Z84013/015, Open drain on Z84 C13/C15
ICT	40, 42	42, 40	(Test pin) on Z84013/015; /CS0 and /CS1 on Z84C13/15.
TxCA, TxCB, RxCA and RxCB	35, 36, 50, 51	33, 34, 48, 49	On Z84C13/15; these signals have Schmitt-triggered inputs.
/BUSACK	29	12	In EV mode, 3-stated on Z84C13/15; remains active on Z84013/015.

The following pins have different functions between 013/015 and C13/C15

FUNCTIONAL DESCRIPTION

Figure 5(a) shows the functional block diagram of the Z84013/015 and Figure 5(b) shows the functional block diagram of the Z84C13/C15. As described earlier, the only difference between the Z84x13 and the Z84x15 is the PIO not being available on the Z84x13.

Functionally, the on-chip SIO, PIO (not available on Z84x13), CTC, and the Z80 CPU are the same as the discrete devices. Therefore, for detailed description of each individual unit, refer to the Product Specification/Technical Manual of each discrete product.

The following subsections describe each individual functional unit of the IPC.

Z84C00/01 Logic Unit

The CPU provides all the capabilities and pins of the Zilog Z80 CPU. This allows 100% software compatibility with existing Z80 software. In addition, it has the pin called "A7RF" to extend DRAM refresh address to 8-bits. Refer to "Z84C01 Z80 CPU with CGC" Product Specification.

Z84C20 Parallel Input/Output Logic Unit (Z84x15 Only)

This logic unit provides both TTL- and CMOS- compatible interfaces between peripheral devices and a CPU through the use of two 8-bit parallel ports (Figure 6). The CPU configures the logic to interface to a wide range of peripheral devices with no external logic. Typical devices that are compatible with this interface are keyboards, printers, and EPROM/PAL programmers.

The parallel ports (designated Port A and Port B) are byte wide and completely compatible with the Z84C20 PIO.

1

These two ports have several modes of operation; input, output, bi-directional, or bit control mode. Each port has two handshake signals (RDY and /STB) which are used to control data transfers. The RDY (ready) indicates that the port is ready for data transfer while /STB (strobe) is an input to the port that indicates when data transfer has occurred. Each of the ports can be programmed to interrupt the CPU upon the occurrence of specified status conditions, and generate unique interrupt vectors when the CPU responds (for more information on the operation of this portion of the logic, please refer to the Z84C20 PIO Product Specification and Technical Manual).

Z84C30 Counter/Timer Logic Unit

This logic unit provides the user with four individual 8-bit Counter/Timer Channels that are compatible with the Z84C30 CTC (Figure 7). The Counter/Timers can be programmed by the CPU for a broad range of counting and timing applications. Typical applications include event counting, interrupt and interval counting, and serial baud rate clock generation.

Each of the Counter/Timer Channels, designated Channels 0-3, have an 8-bit prescaler (when used in timer mode) and its own 8-bit counter to provide a wide range of count resolution. Each of the channels have their own Clock/Trigger input to quantify the counting process and an output to indicate zero crossing/timeout conditions. With only one interrupt vector programmed into the logic unit, each channel can generate a unique interrupt vector in response to the interrupt acknowledge cycle.




Figure 5(a). Block Diagram for 84013/015 IPC

PS018201-0602

١




Figure 5(b). Block Diagram for 84C13/C15 IPC





Figure 6. PiO Block Diagram





Z84C4x Serial I/O Logic Unit

This logic unit provides the user with two separate multiprotocol serial I/O channels that are completely compatible with the Z84C4x SIO. Their basic functions as serial-toparallel and parallel-to-serial converters can be programmed by a CPU for a broad range of serial communications applications. Each channel, designated Channel A and Channel B, is capable of supporting all common

asynchronous and synchronous protocols (Monosync, Bisync, and SDLC/HDLC, byte or bit oriented - Figure 8).

Z84C13/C15 Only. As an enhancement to the Z84013/015, the Z84C13/C15 can handle a 32-bit CRC on Channel A and Schmitt-trigger inputs on the /TxC and /RxC pins of both channels.




Figure 8. SIO Block Diagram

Watch Dog Timer (WDT) Logic Unit

This logic unit has been superintegrated into the IPC. It detects an operation error, caused by the program runaway, and returns to normal operation. Figure 9, shows the block diagram of the WDT. Upon Power-On Reset, this unit is enabled. If WDT is not required, but /WDTOUT is connected to /RESET or any other circuit, it has to be disabled. During the power-down mode of operation (either IDLE1/ 2 or Stop), the Watch Dog Timer is halted.

WDT Output (/WDTOUT pin). When the WDT is used, the "0" level signal is output from the /WDTOUT pin after a duration of time specified in the WDTP or in the WDTMR. The output pulse width is one of the following, depending on the /WDTOUT pin connection.

- The /WDTOUT is connected to the /RESET pin: The "0" level is pulsed for 5TcC (System clock cycles).
- The /WDTOUT is connected to a pin other than the /RESET pin: The "0" level is kept until the Watch Dog timer is cleared by software, or reset by /RESET pin.

CGC Logic Unit. The IPC has CGC (Clock Generator/ Controller) unit. This unit is identical to the one with the Z84C01 and the Z84C50, and supports power-down modes of operation. The output from this unit is on the pln called CLKOUT, and is not connected to the system clock internally. The CLKIN pin is the system clock input. The user can connect CLKOUT to CLKIN to utilize this CGC unit, or supply external clock from CLKIN pin.

The CGC unit allows crystal input (XTAL1, XTAL2) or External Clock input on the XTAL1 pin. It has clock divideby-two circuits and generates a half-speed clock to the input.

Z84C13/C15. The power-down modes of the IPC vary depending upon whether the system clock is fed from the CGC unit (tie CLKOUT to CLKIN) or the external clock source on the CLKIN pin. They also have divide-by-one Mode. If the clock is supplied by this CGC unit, all of the modes in "halt" state are available. When external clock is provided on the CLKIN pin, XTAL1 is not left open (tied to "0" or "1") to avoid meta-stable conditions to minimize power consumption.




Figure 9. Block Diagram of Watch Dog Timer

Z84013/015 Only. If the system clock is provided on the CLKIN pin, none of the power-down mode (except RUN mode) is supported.

Z84C13/C15 Only. If the system clock is provided on the CLKIN pin, only the IDLE2 mode is applicable. In this mode, if the HALT instruction is executed, internal clock to the CTC is kept on "Continue", but the clock to the other components (CPU, PIO, SIO and Watch Dog Timer) are stopped. The divide-by-two circuit of the CGC unit can be skipped by programming bit D4 of the WDTMR (see "Programming" section). Upon Power-on Reset, it comes up in divide by two mode.

System Clock Generation

The IPC has a built-in oscillator circuit and the required clock can be easily generated by connecting a crystal to the external terminals (XTAL1, XTAL2). Clock output is the same frequency as half the speed of the crystal frequency. Example of oscillator connections are shown in Figure 10.

Z84C13/C15. Clock output is the same, or half, of the external frequency.




Figure 10. Circuit Configuration For Crystal

Recommended characteristics of the crystal and the values for the capacitor are as follows (the values will change with crystal frequency).

- Type of crystal: Fundamental, parallel type crystal (AT cut is recommended).
- Frequency tolerance: Application dependent.
- CL, Load capacitance: Approximately 22pf (acceptable range is 20-30pf).
- Rs, equivalent-series resistance: ≤ 150 ohms.
- Drive level: 10mW (for ≤ 10MHz crystal); 5mW (for ≥ 10MHz crystal).
- C_{IN} = C_{OUT} = 33pF.

Power-On Reset Logic Unit (Z84C13/C15 Only)

The Z84C13/C15 has the enhanced feature of a Power-on Reset Circuit. During the power-up sequence, the opendrain gate of the on-chip power-on Reset circuit drives /RESET pin to '0' for 25 to 75 msec after the power supply passes through approx. 2.2V. After the termination of the 'Power-on Reset' cycle, the open-drain gate of the on-chip Power-on Reset circuit stops to drive the /RESET pin. It is required to have external pull-up register on the /RESET pin.

If it receives /RESET input from outside after the power-on sequence and while the Reset Output Disable bit in Misc Control Register is cleared to "0", it will drive the /RESET pin for 16-processor clock cycles from the falling edge of the external /RESET input. Otherwise, the /RESET pin must be kept in the active state for a period of at least 3 system clock cycles.

If there are power-on reset circuits outside of this device, drive this pin with OPEN-DRAIN type gates with pull-up resisters because /RESET signal is driven low for the period mentioned above during the Power-on sequence. If the external Power-on Reset circuit has push-pull type drivers and they drive the /RESET pin to "1" during that period, it may cause damage. In particular, when using Z84C13/C15 in the Z84013/015 socket, modification may be required on the external reset circuit.

Wait State Generator Unit (Z84C13/C15 Only)

The Z84C13/C15 has the enhanced feature of a Wait State Generator circuit. It is capable of generating /WAIT signals to the CPU internally. The status of the External /WAIT input line is sampled after the insertion of software wait states, except for the wait state's insertion of Interrupt Daisy Chain Wait (for this cycle, insertion of a wait state is not simple). The Wait State Control Register can be programmed to generate multiple Wait states during different CPU cycles listed as follows.

Memory Wait and Opcode wait. The Wait State Generator can put 0 to 3 wait states in memory accesses. Additionally, one added wait state can be inserted during an /M1 (Opcode fetch) cycle, because /M1 cycle's timing requirement is tighter than memory Read/Write cycles. It generates wait states to the Memory Access in a specified address range, which is programmed in the Memory Wait Boundary Register.

I/O Wait. The Wait State generator can put 0, 2, 4 or 6 wait states in I/O accesses. Regardless of the programming of this field, no I/O wait states are inserted for accesses to on-chip peripherals.

Interrupt Vector Wait. During Interrupt acknowledge cycle, the Wait State Generator can insert one wait state after /IORQ goes active, to extend the time between /IORQ fall to vector fetch by CPU. It allows a slow vector response device.

Interrupt Daisy Chain Wait and RETI sequence extension. During Interrupt acknowledge cycle, the Wait State Generator can insert 0, 2, 4 or 6 wait states between /M1 falling to /IORQ falling edge, to extend the time required to settle daisy chain. This allows a longer daisy chain. Also, this field controls the number of wait states inserted during RETI (Return From Interrupt) cycle. If specified to insert 4 or 6 wait states during Interrupt Acknowledge cycle, Wait State Generator also inserts wait states during RETI fetch sequence. This sequence is generated with two op-code fetch cycles (Op-code is EDh followed by 4Dh). It inserts 2 or 4 wait states, respectively, if op-code followed by EDh is 4Dh. One wait state if the following op-code is not 4Dh.

Chip Select Signals (Z84C13/C15 Only)

The Z84C13/C15 has an enhanced feature of adding two chip select (/CS0, /CS1) pins. Both signals are originally IC test pins (ICT) on the Z84013/015. The boundary value for each Chip Select Signal is 4 bits wide, and compare with A15-A12 of the address. Each Chip Select Signal goes active when:

/CS0: (D3-D0 of CSBR) ≥ A15-A12 ≥ 0 /CS1: (D7-D4 of CSBR) ≥ A15-A12 > (D3-D0 of CSBR)

(Where CSBR is the contents of Chip Select Boundary Register.)

There is also a separate /CS enable bit. /CS0 is enabled on power-up with a boundary value of "F" causing /CS0 to go active for all memory accesses. /CS1 is disabled on

power-up, and boundary address is undefined. These features are controlled via the I/O control registers located at I/O address EEh and EFh. Note that a glitch may be observed on these pins because address decode logic is decoding only A15-A12, without any control signals. For more detail, please refer to the "Programming section."

Other functional features (Z84C13/C15 Only)

For more system design flexibility, the Z84C13/C15 has the following unique features. These features are controlled by MCR (Misc. Control Register) which is indirectly accessed via the System Control Register Pointer (SCRP, I/O address EEh), and System Control Data Port (SCDP, I/O address EFh). For more details, please refer to the "Programming" section.

- Clock Divide-by-one option
- Reset Output Disable
- 32-bit CRC Generation/Checking

Clock Divide-by-One Option. This feature is programmed through Bit D4 of MCR. Upon Power-On reset, the Clock from on-chip CGC is passed through a divide-by-two circuit. By setting this bit to one, the divide-by-two circuit is bypassed so the clock on the CLKOUT pin is equal to X'tal input. If the clock is applied to the CLKIN pin from external clock source, the status of this bit is ignored. Upon Power-on Reset, it is cleared to 0. For details, please refer to "Programming" section.

Reset Output Disable. This feature is programmed by Bit D3 of MCR. If this bit is cleared to "0", The /RESET pin becomes "Open-drain output" and is driven to "0" for 16clock cycles from the falling edge of /RESET input. This feature is for the cases where /RESET is used to get out from the "HALT" state. If this bit is set to one, the on-chip reset circuit will not drive /RESET pin.

32-bit CRC Generation/Checking. This feature is programmed by Bit D2 of MCR. By setting this bit to one, Channel A of SIO is set to use the 32-bit CRC generator/ checker instead of the original 16-bit CRC generator/ checker in synchronous communication modes. The polynomial to be used in this mode is the one for the protocols such as V.42, and is (X32 + X26 + X23 + X22 + X16 + X12 + X11 + X10 + X8 + X7 + X5 + X4 + X2 + X + 1). Upon Poweron Reset, this bit is cleared to 0.

Evaluation Mode

The IPC has a built evaluation (or development) mode feature which allows the users to utilize standard Z80 development systems conveniently. This mode virtually replaces the on-chip Z80 CPU with the external CPU. In this mode, the on-chip CPU is electrically disconnected from internal bus and all 3-state signals (A15-0, D7-0, /MREQ, /IORQ, /RD, /WR, /HALT, /M1 and /RFSH; for C13/ C15, /BUSREQ as well) are tri-stated, or changed to input. This allows the development system CPU to take over and use the internal I/O registers of the IPC exactly as if the CPU was on-chip.

Z84013/015 Only. When this signal is active,the /M1, /HALT and /RFSH pins are put in the high-impedance state. In using the Z84013/015 as an evaluator chip, the CPU is electrically disconnected (put in high-impedance state) after one machine cycle is executed with the EV signal being "1" and the /BUSREQ signal being "0". Then, on-chip resources can be accessed from the cutside. /BUSACK is disconnected by an externally connected circuit.

Z84C13/C15 Only. If the EV pin is tied to Vcc on Power-up, the Z84C13/C15 enters into an evaluation mode. In this mode, the internal CPU is immediately disconnected from the internal bus and all 3-state signals mentioned above are tri-stated, or changed to input. Note that the /WAIT pin became the OUTPUT pin in EV mode, and the Wait State Generator generates wait states only as programmed. If the target application board has a separate wait state generator, modification of the target may be required. /BUSACK is 3-stated in this mode.

The Z84C13/C15 behaves similarly to the situation where in regular operation, the /BUSREQ signal is asserted by an external master causing all 3-state signals to be tri-stated by the Z84C13/C15 during T1 of the following machine cycle. The /BUSREQ approach was not used for the evaluation mode to avoid significant external circuitry to work around the time period before the external CPU uses the bus for Z84C13/C15 accesses.

PROGRAMMING

I/O address assignment

The IPC 's on-chip peripherals' I/O addresses are listed in Table 1. They are fully decoded from A7-A0 and have no image. The registers with Z84C13/C15 located at I/O Ad-

dress EEh and EFh are the registers to control enhanced features to Z84013/015, and not assigned on Z84C013/015.

19h SIQ Ch. A Control Register 1Ah SIQ Ch. B Data Register 1Bh SIQ Ch. B Control Register 1Ch PIO Port A Data Register (Not with Z84x13) 1Dh PIO Port A Command Register (Not with Z84x13) 1Dh PIO Port B Data Register (Not with Z84x13) 1Fh PIO Port B Data Register (Not with Z84x13) FOh Watch-Dog Timer Master Register (Not with Z84x13) FOh Watch-Dog Timer Control Register (WDTMR) F1h Watch-Dog Timer Control Register (WDTCR) F4h Interrupt Priority Register Control Register Pointer (SCRP) EEh System Control Data Port (SCDP) (Not with Z84013/015) System Control Data Port (SCDP) (Not with Z84013/015) EFh System Control Register 00 - Wait State Control register (WCR) Control Register 01 - Memory Wait state Boundary Register (MWBR) Control Register 02 - Chip Select Boundar Register (CSBR) Control Register 02 - Chip Select Boundar Register (CSBR)	Address	Device	Channel	Register
11h CTC Ch 1 Control Register 12h CTC Ch 2 Control Register 13h CTC Ch 3 Control Register 13h CTC Ch 3 Control Register 18h SIO Ch A Data Register 19h SIO Ch A Control Register 18h SIO Ch A Control Register 18h SIO Ch B Data Register (Not with Z84x13) 10h PIO Port A Data Register (Not with Z84x13) 10h PIO Port A Command Register (Not with Z84x13) 11h PIO Port B Data Register (Not with Z84x13) 11h PIO Port B Command Register (Not with Z84x13) 11h PIO Port B Control Register (WDTMR) 11h Watch-Dog Timer Master Register (WDTMR) 11h Watch-Dog Timer Control Register Pointer (SCRP) 11h Watch-Dog Timer Control Register 00 - Wait State Control register 00 - Wait State Control register 01 - Memory Wait state 12h Through SCRP and SCDP Control Register 01 - Memory Wai	 10h	CIC		Control Begister
12h CTC Ch 2 Control Register 13h CTC Ch 3 Control Register 18h SIO Ch A Data Register 19h SIO Ch A Control Register 18h SIO Ch A Control Register 19h SIO Ch B Data Register 18h SIO Ch B Data Register 18h SIO Ch B Control Register 18h SIO Ch B Control Register 110h PIO Port A Data Register (Not with Z84x13) 111h PIO Port B Data Register (Not with Z84x13) 111h PIO Port B Command Register (Not with Z84x13) 111h PIO Port B Command Register (Not with Z84x13) 111h PIO Port B Command Register (Not with Z84x13) 111h PIO Port B Control Register (WDTMR) 111h PIO Port B Control Register (WDTMR) 111h Interrupt Priority Register System Control Register Pointer (SCRP) 111h Wat	11h			
13h CTC Ch 3 Control Register 18h SIO Ch. A Data Register 19h SIO Ch. A Control Register 1Ah SIO Ch. B Data Register 1Bh SIO Ch. B Data Register 1Bh SIO Ch. B Data Register 1Ch PIO Port A Data Register (Not with Z84x13) 1Dh PIO Port A Command Register (Not with Z84x13) 1Fh PIO Port B Data Register (Not with Z84x13) 1Fh PIO Port B Command Register (Not with Z84x13) FOh Watch-Dog Timer Master Register (WDTMR) F1h Watch-Dog Timer Control Register (WDTCR) F4h Interrupt Priority Register Control Register Pointer (SCRP) EEFh System Control Register Pointer (SCCP) (Not with Z84013/015) System Control Data Port (SCDP) (Not with Z84013/015) FDrough SCRP and SCDP Control Register 00 - Wait State Control register (0CR) Control Register 01 - Memory Wait state Boundary Register 01 - Memory Wait state Boundary Register (0CRP) Control Register 02 - Chip SelectBoundar Register 03 - Misc. Control Register 03	12h	CTC		
19h SIQ Ch. A Control Register 1Ah SIQ Ch. B Data Register 1Bh SIQ Ch. B Control Register 1Ch PIO Port A Data Register (Not with Z84x13) 1Dh PIO Port A Command Register (Not with Z84x13) 1Dh PIO Port B Data Register (Not with Z84x13) 1Fh PIO Port B Data Register (Not with Z84x13) FOh Watch-Dog Timer Master Register (Not with Z84x13) FOh Watch-Dog Timer Control Register (WDTMR) F1h Watch-Dog Timer Control Register (WDTCR) F4h Interrupt Priority Register Control Register Pointer (SCRP) EEh System Control Data Port (SCDP) (Not with Z84013/015) System Control Data Port (SCDP) (Not with Z84013/015) EFh System Control Register 00 - Wait State Control register (WCR) Control Register 01 - Memory Wait state Boundary Register (MWBR) Control Register 02 - Chip Select Boundar Register (CSBR) Control Register 02 - Chip Select Boundar Register (CSBR)	13h	CTC	Ch 3	
19h SIO Ch. A Control Register 1Ah SIO Ch. B Data Register 1Bh SIO Ch. B Control Register 1Bh SIO Ch. B Control Register 1Ch PIO Port A Data Register (Not with Z84x13) 1Dh PIO Port A Command Register (Not with Z84x13) 1Eh PIO Port B Data Register (Not with Z84x13) 1Fh PIO Port B Command Register (Not with Z84x13) 1Fh PIO Port B Command Register (Not with Z84x13) FOh Watch-Dog Timer Master Register (WDTMR) F1h Watch-Dog Timer Control Register (WDTCR) F4h Interrupt Priority Register Control Register Pointer (SCRP) EEh System Control Register Pointer (SCRP) System Control Data Port (SCDP) (Not with Z84013/015) EFh System Control Register 00 - Wait State Control register (WCR) Control Register 00 - Wait State Control register (WCR) Control Register 01 - Memory Wait state Boundary Register (CSBR) Control Register 02 - Chip Select Boundar Register (CSBR) Control Register 03-Misc. Control Register Control Register	18h	SIO	Ch. A	Data Register
1Ah SIO Ch. B Data Register 1Bh SIO Ch. B Control Register 1Ch PIO Port A Data Register (Not with Z84x13) 1Dh PIO Port A Command Register (Not with Z84x13) 1Eh PIO Port B Data Register (Not with Z84x13) 1Fh PIO Port B Data Register (Not with Z84x13) FOh Watch-Dog Timer Master Register (WDTMR) F1h Watch-Dog Timer Control Register (WDTCR) F4h Interrupt Priority Register Control Register Pointer (SCRP) (Not with Z84013/015) EEh System Control Data Port (SCDP) (Not with Z84013/015) EFh System Control Data Port (SCDP) (Not with Z84013/015) Through SCRP and SCDP Control Register 00 - Wait State Control register 01 - Memory Wait state Boundary Register (MWBR) Control Register 01 - Memory Wait state Boundary Register (CSBR) Control Register 03-Misc. Control Register	19h	SIO	Ch. A	
1Ch PIO Port A Data Register (Not with Z84x13) 1Dh PIO Port A Command Register (Not with Z84x13) 1Eh PIO Port B Data Register (Not with Z84x13) 1Fh PIO Port B Data Register (Not with Z84x13) 1Fh PIO Port B Command Register (Not with Z84x13) F0h Watch-Dog Timer Master Register (WDTMR) F1h Watch-Dog Timer Control Register (WDTCR) F4h Interrupt Priority Register Control Register Pointer (SCRP) (Not with Z84013/015) EEh System Control Register Pointer (SCDP) (Not with Z84013/015) System Control Data Port (SCDP) (Not with Z84013/015) EFh System Control Register 00 - Wait State Control register (WCR) Control Register 01 - Memory Wait state Boundary Register (WCR) Control Register 01 - Memory Wait state Boundary Register (CSBR) Control Register 02 - Chip Select Boundar Register (CSBR)	1Ah	SIO	Ch. B	
1Dh PIO Pot A Command Register (Not with Z64x13) 1Eh PIO Pot B Data Register (Not with Z84x13) 1Fh PIO Pot B Command Register (Not with Z84x13) FOh Watch-Dog Timer Master Register (WDTMR) F1h Watch-Dog Timer Master Register (WDTCR) F4h Interrupt Priority Register Control Register Pointer (SCRP) EEh System Control Register Pointer (SCRP) (Not with Z84013/015) EFh System Control Data Port (SCDP) (Not with Z84013/015) System Control Data Port (SCDP) (Not with Z84013/015) Through SCRP and SCDP Control Register 00 - Wait State Control register (WCR) Control Register 01 - Memory Wait state Boundary Register (MWBR) Control Register 02-Chip SelectBoundar Register (CSBR) Control Register 03-Misc. Control Register	1Bh	SIO	Ch. B	Control Register
1Eh PIO Port B Data Register (Not with Z84x13) 1Fh PIO Port B Command Register (Not with Z84x13) F0h Watch-Dog Timer Master Register (WDTMR) F1h Watch-Dog Timer Control Register (WDTCR) F4h Interrupt Priority Register Control Register Pointer (SCRP) EEh System Control Register Pointer (SCRP) EFh System Control Data Port (SCDP) (Not with Z84013/015) Fh System Control Data Port (SCDP) (Not with Z84013/015) Through SCRP and SCDP Control Register 00 - Wait State Control register (WCR) Control Register 01 - Memory Wait state Boundary Register (MWBR) Control Register 02-Chip Select Boundar Register (CSBR) Control Register 03-Misc. Control Register 03-Misc. Control Register 04-Misc. Control	1Ch	PIO	Port A	Data Register (Not with Z84x13)
1Fh PIO Port B Command Register (Not with Z84x13) F0h Watch-Dog Timer Master Register (WDTMR) F1h Watch-Dog Timer Control Register (WDTCR) F4h Interrupt Priority Register Control Register Pointer (SCRP) EEh System Control Register Pointer (SCRP) EFh System Control Data Port (SCDP) (Not with Z84013/015) F7h Through SCRP and SCDP Control Register 00 - Wait State Control register (WCR) Control Register 01 - Memory Wait state Boundary Register (MWBR) Control Register 02 - Chip Select Boundar Register (CSBR)	1Dh	PIO	Port A	Command Register (Not with Z84x13)
F0h Watch-Dog Timer Master Register (WDTMR) F1h Watch-Dog Timer Control Register (WDTCR) F4h Interrupt Priority Register Control Register Pointer (SCRP) EEh System Control Data Port (SCDP) (Not with Z84013/015) EFh System Control Data Port (SCDP) (Not with Z84013/015) Through SCRP and SCDP Control Register 00 - Wait State Control register (WCR) Control Register 01 - Memory Wait state Boundary Register (MWBR) Control Register 02 - Chip Select Boundar Register (CSBR) Control Register 03 - Misc. Control Register Control Register 03 - Misc. Control Register	1Eh	PIO	Port B	Data Register (Not with Z84x13)
F1h Watch-Dog Timer Control Register (WDTCR) F4h Interrupt Priority Register Control Register (WDTCR) EEh System Control Register Pointer (SCRP) (Not with Z84013/015) EFh System Control Data Port (SCDP) (Not with Z84013/015) Through SCRP and SCDP Control Register 00 - Wait State Control register (WCR) Control Register 01 - Memory Wait state Boundary Register (MWBR) Control Register 02-Chip Select Boundar Register (CSBR) Control Register 03-Misc. Control Register	1Fh	PIO	Port B	Command Register (Not with Z84x13)
F4h Interrupt Priority Register EEh System Control Register Pointer (SCRP) (Not with Z84013/015) EFh System Control Data Port (SCDP) (Not with Z84013/015) Through SCRP and SCDP Control Register 00 - Wait State Control register (WCR) Control Register 01 - Memory Wait state Boundary Register (MWBR) Control Register 02-Chip Select Boundar Register (CSBR) Control Register 03-Misc. Control Register	F0h	Watch-Dog Time	r	Master Register (WDTMR)
EEh System Control Register Pointer (SCRP) (Not with Z84013/015) EFh System Control Data Port (SCDP) (Not with Z84013/015) Through SCRP and SCDP Control Register 00 - Wait State Control register (WCR) Control Register 01 - Memory Wait state Boundary Register (MWBR) Control Register 02-Chip Select Boundar Register (CSBR) Control Register 03-Misc. Control Register	F1h			Control Register (WDTCR)
EFh (Not with Z84013/015) System Control Data Port (SCDP) (Not with Z84013/015) Through SCRP and SCDP Control Register 00 - Wait State Control register (WCR) Control Register 01 - Memory Wait state Boundary Register (MWBR) Control Register 02-Chip Select Boundar Register (CSBR) Control Register 03-Misc. Control Register	F4h	Interrupt Priority	Register	
EFh System Control Data Port (SCDP) (Not with Z84013/015) Through SCRP and SCDP Control Register 00 - Wait State Control register (WCR) Control Register 01 - Memory Wait state Boundary Register (MWBR) Control Register 02-Chip Select Boundar Register (CSBR) Control Register 03-Misc. Control Register	EEh			System Control Register Pointer (SCRP)
Through SCRP and SCDP Through SCRP and SCDP Control Register 00 - Wait State Control register (WCR) Control Register 01 - Memory Wait state Boundary Register (MWBR) Control Register 02-Chip Select Boundar Register (CSBR) Control Register 03-Misc. Control Register				
Through SCRP and SCDP Control Register 00 - Wait State Control register (WCR) Control Register 01 - Memory Wait state Boundary Register (MWBR) Control Register 02-Chip Select Boundar Register (CSBR) Control Register 03-Misc. Control Register	EFh			
register (WCR) Control Register 01 - Memory Wait state Boundary Register (MWBR) Control Register 02-Chip Select Boundar Register (CSBR) Control Register 03-Misc. Control Register				with Z84013/015)
Control Register 01 - Memory Wait state Boundary Register (MWBR) Control Register 02-Chip Select Boundar Register (CSBR) Control Register 03-Misc. Control Register		Through SCRP a	nd SCDP	Control Register 00 - Wait State Control
Boundary Register (MWBR) Control Register 02-Chip Select Boundar Register (CSBR) Control Register 03-Misc. Control Registe				
Control Register 02-Chip Select Boundar Register (CSBR) Control Register 03-Misc. Control Registe				
Register (ČSBR) Control Register 03 - Misc. Control Registe				Boundary Register (MWBR)
Control Register 03 - Misc. Control Register				Control Register 02 - Chip Select Boundary
(MCR)				

PIO REGISTERS

For more detailed information, please refer to the PIO Technical Manual. These registers are not in the Z84x13.

Interrupt Vector Word

The PIO logic unit is designed to work with the Z80 CPU in interrupt Mode 2. The interrupt word must be programmed if interrupts are used. Bit D0 must be a zero (Figure 11).




Figure 11. PIO Interrupt Vector Word

Mode Control Word

Selects the port operating mode. This word is required and is written at any time (Figure 12).




Figure 12. PIO Mode Control Word

I/O Register Control Word

When Mode 3 is selected, the Mode Control Word is followed by the I/O Register Control Word. This word configures the I/O register, which defines which port lines are inputs or outputs. A "1" indicates input while a "0" indicates output. This word is required when in Mode 3 (Figure 13).





Figure 13. I/O Register Control Word

Interrupt Control Word

In Mode 3 operation, handshake signals are not used. Interrupts are generated as a logic function of the input signal levels. The Interrupt Control Word sets the logic conditions and the logic levels required for generating an interrupt. Two logic conditions or functions are available: AND (if all input bits change to the active level, an interrupt is triggered), OR (if any one of the input bits change to the active logic level, an interrupt is triggered). The user can program which input bits are to be considered as part of

this logic function. Bit D6 sets the logic function, bit D5 sets the logic level, and bit D4 specifies a mask control word to follow (Figure 14).




Regardless of the operating mode, setting Bit D4 = 1 cause pending interrupts to be cleared.
 The port interrupt is not enabled until the interrupt function

ed by an active All1

Figure 14. Interrupt Control Word

Mask Control Word

This word sets the mask control register, thus allowing any unused bits to be masked off. If any bits are to be masked, then bit D4 of the interrupt Control Word is set. When bit D4 of the interrupt Control Word is set, then the next word programmed is the Mask Control Word. To mask an input bit, the corresponding Mask Control Word bit is a "1" (Figure 15).




MB0-MB7 Mask Bits, A Bit is Monitored for an Interrupt If it is Defined as an input and the Mask Bit is Set to 0.

Figure 15. Mask Control Word

Interrupt Disable Word

This word can be used to enable or disable a port's interrupts without changing the rest of the port's interrupt conditions (Figure 16).



D7 = 0 Interrupt Disable D7 = 1 Interrupt Enable


Figure 16. Interrupt Disable Word


CTC CONTROL REGISTERS

For more detailed information, refer to the CTC Technical Manual.

Channel Control Word

This word sets the operating modes and parameters as described below. Bit D0 is a "1" to indicate that this is a Control Word (Figure 17).





* Timer Mode Only

Figure 17. CTC Channel Control Word

Bit D7. Interrupt Enable. This bit enables the interrupt logic so that an internal INT can be generated at zero count. Interrupts are programmed in either mode and may be enabled or disabled at any time.

Bit D6. Mode Bit. This bit selects either Timer Mode or Counter Mode.

Bit D5. Prescalor Factor. This bit selects the prescalor factor for use in the timer mode. Either divide-by-16 or divide-by-256 is available.

Bit D4. Clock/Trigger Edge Selector. This bit selects the active edge of the CLK/TRG input pulses.

Bit D3. Timer Trigger. This bit selects the trigger mode for timer operation. Either automatic or external trigger may be selected.

Bit D2. Time Constant. This bit indicates that the next word programmed is time constant data for the downcounter.

Bit D1. Software Reset. Writing 1 to this bit indicates a software reset operation, which stops counting activities until another time constant word is written.

Time Constant Word

Before a channel starts counting, it must receive a time constant word. The time constant value is anywhere between 1 and 256, with "0" being accepted as a count of 256 (Figure 18).





Figure 18. CTC Time Constant Word

Interrupt Vector Word

If one or more of the CTC channels have interrupt enabled, then the Interrupt Vector Word must be programmed. Only the five most significant bits of this word are programmed, and bit D0 must be "0". Bits D2-D1 are automatically modified by the CTC channels when it responds with an interrupt vector (Figure 19).






SIO REGISTERS

For more detailed information, refer to the SIO Technical Manual.

Read Registers. The SIO channel B contains three read registers while channel A contains only two that are read to obtain status information. To read the contents of a register (rather than RR0), the program must first write a pointer to WRO in exactly the same manner as a write operation. The next I/O read cycle will place the contents of the selected read registers onto the data bus (Figure 20a, b, c).



* Used With "External/Status Interrupt" Modes





0 0


Figure 20b. SIO Read Register 1

2

8

CRC/Framing Error

Parity Error Rx Overrun Error



† Variable if "Status Affects Vector" is programmed

Figure 20c. SIO Read Register 2

Write Registers. The SIO Channel B contains eight write registers while Channel A contains only seven that are programmed to configure the operating mode characteristics of each channel. With the exception of WRO, programming the write registers is a two step operation. The first operation is a pointer written to WRO which points to the selected register. The second operation is the actual control word that is written into the register to configure the SIO channel (Figure 21).





Figure 21. SIO Write Registers





WATCH DOG CONTROL REGISTERS

There are two registers to control Watch Dog Timer operations. These are Watch Dog Timer Master Register (WDTMR; I/O Address F0h) and the WDT Command Register (WDTCR; I/O Address F1h). Watch Dog Timer Logic has a "double key" structure to prevent the WDT disabling error, which may lead to the WDT operation to stop due to program runaway. Programming the WDT follows this procedure. Also, these registers program the power-down mode of operation. The "Second key" is needed when turning off the Watch Dog Timer.

Enabling the WDT. The WDT is enabled by setting the WDT Enable Bit (D7:WDTE) to "1" and the WDT Periodic field (D5,D6:WDTP) to the desired time period. These command bits are in the Watch Dog Timer Master Register (WDTMR; I/O Address F0h).

Disabling the WDT. The WDT is disabled by clearing WDT Enable bit (WDTE) in the WDTMR to "0" followed by writing "B1h" to the WDT Command Register (WDTCR; 1/O Address F1h). Clearing the WDT. The WDT can be cleared by writing "4Eh" into the WDTCR.

Watch Dog Timer Master Register (WDTMR;I/O address F0h). This register controls the activities of the Watch Dog Timer and selects power-down mode of operation (Figure 22).




Figure 22. Watch Dog Timer Master Register

Bit D7. Watch Dog Timer Enable (WDTE). This bit controls the activities of Watch Dog Timer. The WDT can be enabled by setting this bit to "1". To disable WDT, write "0" to this bit followed by writing "B1h" in the WDT Command Register. Watch Dog Timer Logic has a "double key" structure to prevent the WDT disabling error, which may lead to the WDT operation to stop, due to program runaway. Upon Power-on reset, this bit is set to "1" and the WDT is enabled.

Bit D6-D5. WDT Periodic field (WDTP). This two bit field determines the desired time period. Upon Power-on reset, this field sets to "11".

00 - Period is (TcC * 216)
01 - Period is (TcC * 218)
10 - Period is (TcC * 220)
11 - Period is (TcC * 222)

Bit D4-D3. HALT mode (HALTM). This two bit field specifies one of four power-down modes. To change this field, write "DBh" to the WDT command register, followed by a write to this register. For detailed descriptions of this field, please refer to the section "Mode of operations." Upon Power-on Reset, this field is set to 11, which specifies "RUN mode."

Bit D2-D0. *Reserved.* These three bits are reserved and should always be programmed as "011". A read to these bit returns "011".

Watch Dog Timer Command Register (WDTCR; I/O address F1h). In conjunction with the WDTMR, this register works as a "Second key" for the Watch Dog Timer. This register is write only (Figure 23).

Write B1h after clearing WDTE to "0" - Disable WDT. Write 4Eh - Clear WDT.

Write DBh followed by a write to HALTM - Change Power-down mode.

WD1	rcr (Write	Only)				
D7	D6	D5	D4	D3	D2	D1	D0	
1	0	1	1	0	0	0	1	(B1h) - Disable WDT (After Clearing WDTE)
0	1	0	0	1	1	1	0	(4Eh) - Clear WDT
1	1	0	1	1	0	1	1	(DBh) - Change HALT Mode (Followed by setting HALTM)

Figure 23. Watch Dog Timer Command Register

^{00 -} IDLE 1 Mode 01 - IDLE 2 Mode 10 - STOP Mode 11 - RUN Mode