



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





**Z86E33/733/E34
Z86E43/743/E44**

CMOS Z8[®] OTP Microcontrollers

Product Specification

PS022901-0508



Warning: DO NOT USE IN LIFE SUPPORT

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2008 by Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. ZILOG, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. ZILOG ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore!, Z8 Encore! XP, Z8 Encore! MC, Crimzon, eZ80, and ZNEO are trademarks or registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.



**ISO 9001:2000
FS 507510**

Zilog products are designed and manufactured under an ISO registered 9001:2000 Quality Management System. For more details, please visit www.zilog.com/quality.

Revision History

Each instance in Revision History reflects a change to this document from its previous revision. For more details, refer to the corresponding pages and appropriate links in the table below.

| Date | Revision Level | Description | Page No |
|-------------|-----------------------|--------------------|----------------|
| May 2008 | 01 | Original issue. | All |

Table of Contents

| | |
|---|-----------|
| Architectural Overview | 1 |
| Features | 1 |
| Functional Block Diagram | 3 |
| Pin Description | 5 |
| Electrical Characteristics | 20 |
| Absolute Maximum Ratings | 20 |
| Standard Test Conditions | 21 |
| Capacitance | 21 |
| DC Electrical Characteristics | 22 |
| Handshake Timing Diagrams | 34 |
| Pin Functions | 37 |
| EPROM Programming Mode | 37 |
| Application Precaution | 38 |
| Standard Mode | 38 |
| Functional Description | 46 |
| Package Information | 77 |
| Ordering Information | 79 |
| Customer Support | 80 |

Architectural Overview

Zilog's Z86E33/733/E34, E43/743/E44 8-Bit One-Time Programmable (OTP) Microcontrollers are members of Zilog's single-chip Z8[®] MCU family featuring enhanced wake-up circuitry, programmable Watchdog Timers, Low Noise EMI options, and easy hardware/software system expansion capability.

Four basic address spaces support a wide range of memory configurations. The designer has access to three additional control registers that allow easy access to register mapped peripheral and I/O circuits.

For applications demanding powerful I/O capabilities, the Z86E33/733/E34 have 24 pins, and the Z86E43/743/E44 have 32 pins of dedicated input and output. These lines are grouped into four ports, eight lines per port, and are configurable under software control to provide timing, status signals, and parallel I/O with or without handshake, and address/data bus for interfacing external memory.

► **Note:** *All signals with an overline are active Low. For example, B/\overline{W} , for which *WORD* is active Low, and \overline{B}/W , for which *BYTE* is active Low.*

Power connections follow these conventional descriptions:

| Connection | Circuit | Device |
|------------|----------|----------|
| Power | V_{CC} | V_{DD} |
| Ground | GND | V_{SS} |

Features

Table 1 lists the features of Z86E33/733/E34, E43/743/E44.

Table 1. Z86E33/733/E34, E43/743/E44 Features

| Device | ROM (KB) | RAM ¹ (Bytes) | I/O Lines | Speed (MHz) |
|--------|----------|--------------------------|-----------|-------------|
| Z86E33 | 4 | 237 | 24 | 12 |
| Z86733 | 8 | 237 | 24 | 12 |
| Z86E34 | 16 | 237 | 24 | 12 |
| Z86E43 | 4 | 236 | 32 | 12 |
| Z86743 | 8 | 236 | 32 | 12 |

Table 1. Z86E33/733/E34, E43/743/E44 Features (Continued)

| Device | ROM (KB) | RAM ¹ (Bytes) | I/O Lines | Speed (MHz) |
|--------|----------|--------------------------|-----------|-------------|
| Z86E44 | 16 | 236 | 32 | 12 |

¹General-Purpose

- Standard Temperature ($V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$)
- Extended Temperature ($V_{CC} = 3.5 \text{ V to } 5.5 \text{ V}$)
- Available Packages:
 - 28-Pin DIP/SOIC/PLCC OTP (E33/733/E34)
 - 40-Pin DIP OTP (E43/743/E44)
 - 44-Pin PLCC/LQFP OTP (E43/743/E44)
- Software Enabled Watchdog Timer (WDT)
- Push-Pull/Open-Drain Programmable on Port 0, Port 1, and Port 2
- 24/32 Input/Output Lines
- Clock-Free WDT Reset
- Auto Power-On Reset (POR)
- Programmable OTP Options:
 - RC Oscillator
 - EPROM Protect
 - Auto Latch Disable
 - Permanently Enabled WDT
 - Crystal Oscillator Feedback Resistor Disable
 - RAM Protect
- Low-Power Consumption: 60 mW
- Fast Instruction Pointer: 0.75 μs
- Two Standby Modes: STOP and HALT
- Digital Inputs CMOS Levels, Schmitt-Triggered
- Software Programmable Low EMI Mode
- Two Programmable 8-Bit Counter/Timers Each with a 6-Bit Programmable Prescaler
- Six Vectored, Priority Interrupts from Six Different Sources
- Two Comparators

- On-Chip Oscillator that Accepts a Crystal, Ceramic Resonator, LC, RC, or External Clock Drive

Functional Block Diagram

Figure 1 displays the functional block diagram.




Figure 1. Functional Block Diagram




Figure 2. EPROM Programming Block Diagram

Pin Description




Figure 3. 40-Pin DIP Pin Configuration Standard Mode

Table 2. 40-Pin DIP Pin Identification Standard Mode

| Pin No | Symbol | Function | Direction |
|--------|-----------------|--------------------|--------------|
| 1 | R/W | Read/Write | Output |
| 2-4 | P25-P27 | Port 2, Pins 5,6,7 | Input/Output |
| 5-7 | P04-P06 | Port 0, Pins 4,5,6 | Input/Output |
| 8-9 | P14-P15 | Port 1, Pins 4,5 | Input/Output |
| 10 | P07 | Port 0, Pin 7 | Input/Output |
| 11 | V _{CC} | Power Supply | |
| 12-13 | P16-P17 | Port 1, Pins 6,7 | Input/Output |
| 14 | XTAL2 | Crystal Oscillator | Output |

Table 2. 40-Pin DIP Pin Identification Standard Mode (Continued)

| Pin No | Symbol | Function | Direction |
|--------|---------|-------------------------|--------------|
| 15 | XTAL1 | Crystal Oscillator | Input |
| 16-18 | P31-P33 | Port 3, Pins 1,2,3 | Input |
| 19 | P34 | Port 3, Pin 4 | Output |
| 20 | AS | Address Strobe | Output |
| 21 | RESET | Reset | Input |
| 22 | P35 | Port 3, Pin 5 | Output |
| 23 | P37 | Port 3, Pin 7 | Output |
| 24 | P36 | Port 3, Pin 6 | Output |
| 25 | P30 | Port 3, Pin 0 | Input |
| 26-27 | P00-P01 | Port 0, Pins 0,1 | Input/Output |
| 28-29 | P10-P11 | Port 1, Pins 0,1 | Input/Output |
| 30 | P02 | Port 0, Pin 2 | Input/Output |
| 31 | GND | Ground | |
| 32-33 | P12-P13 | Port 1, Pins 2,3 | Input/Output |
| 34 | P03 | Port 0, Pin 3 | Input/Output |
| 35-39 | P20-P24 | Port 2, Pins 0, 1,2,3,4 | Input/Output |
| 40 | DS | Data Strobe | Output |




Figure 4. 44-Pin PLCC Pin Configuration Standard Mode

Table 3. 44-Pin PLCC Pin Identification

| Pin No | Symbol | Function | Direction |
|--------|-----------------|------------------------|--------------|
| 1-2 | GND | Ground | |
| 3-4 | P12-P13 | Port 1, Pins 2,3 | Input/Output |
| 5 | P03 | Port 0, Pin 3 | Input/Output |
| 6-10 | P20-P24 | Port 2, Pins 0,1,2,3,4 | Input/Output |
| 11 | DS | Data Strobe | Output |
| 12 | NC | No Connection | |
| 13 | R/W | Read/Write | Output |
| 14-16 | P25-P27 | Port 2, Pins 5,6,7 | Input/Output |
| 17-19 | P04-P06 | Port 0, Pins 4,5,6 | Input/Output |
| 20-21 | P14-P15 | Port 1, Pins 4,5 | Input/Output |
| 22 | P07 | Port 0, Pin 7 | Input/Output |
| 23-24 | V _{CC} | Power Supply | |
| 25-26 | P16-P17 | Port 1, Pins 6,7 | Input/Output |

Table 3. 44-Pin PLCC Pin Identification (Continued)

| Pin No | Symbol | Function | Direction |
|---------------|---------------|--------------------------|------------------|
| 27 | XTAL2 | Crystal Oscillator | Output |
| 28 | XTAL1 | Crystal Oscillator | Input |
| 29-31 | P31-P33 | Port 3, Pins 1,2,3 | Input |
| 32 | P34 | Port 3, Pin 4 | Output |
| 33 | AS | Address Strobe | Output |
| 34 | R//RL | ROM/ROMless select Input | |
| 35 | RESET | Reset | Input |
| 36 | P35 | Port 3, Pin 5 | Output |
| 37 | P37 | Port 3, Pin 7 | Output |
| 38 | P36 | Port 3, Pin 6 | Output |
| 39 | P30 | Port 3, Pin 0 | Input |
| 40-41 | P00-P01 | Port 0, Pins 0,1 | Input/Output |
| 42-43 | P10-P11 | Port 1, Pins 0,1 | Input/Output |
| 44 | P02 | Port 0, Pin 2 | Input/Output |




Figure 5. 44-Pin LQFP Pin Configuration Standard Mode

Table 4. 44-Pin LQFP Pin Identification

| Pin No | Symbol | Function | Direction |
|--------|-----------------|--------------------|--------------|
| 1-2 | P05-P06 | Port 0, Pins 5,6 | Input/Output |
| 3-4 | P14-P15 | Port 1, Pins 4,5 | Input/Output |
| 5 | P07 | Port 0, Pin 7 | Input/Output |
| 6-7 | V _{CC} | Power Supply | |
| 8-9 | P16-P17 | Port 1, Pins 6,7 | Input/Output |
| 10 | XTAL2 | Crystal Oscillator | Output |
| 11 | XTAL1 | Crystal Oscillator | Input |
| 12-14 | P31-P33 | Port 3, Pins 1,2,3 | Input |
| 15 | P34 | Port 3, Pin 4 | Output |
| 16 | AS | Address Strobe | Output |
| 17 | R//RL | ROM/ROMless select | Input |

Table 4. 44-Pin LQFP Pin Identification (Continued)

| Pin No | Symbol | Function | Direction |
|--------|------------------|------------------------|--------------|
| 18 | RESET | Reset | Input |
| 19 | P35 | Port 3, Pin 5 | Output |
| 20 | P37 | Port 3, Pin 7 | Output |
| 21 | P36 | Port 3, Pin 6 | Output |
| 22 | P30 | Port 3, Pin 0 | Input |
| 23-24 | P00-P01 | Port 0, Pin 0,1 | Input/Output |
| 25-26 | P10-P11 | Port 1, Pins 0,1 | Input/Output |
| 27 | P02 | Port 0, Pin 2 | Input/Output |
| 28-29 | GND | Ground | |
| 30-31 | P12-P13 | Port 1, Pins 2,3 | Input/Output |
| 32 | P03 | Port 0, Pin 3 | Input/Output |
| 33-37 | P20-24 | Port 2, Pins 0,1,2,3,4 | Input/Output |
| 38 | DS | Data Strobe | Output |
| 39 | NC | No Connection | |
| 40 | $\overline{R/W}$ | Read/Write | Output |
| 41-43 | P25-P27 | Port 2, Pins 5,6,7 | Input/Output |
| 44 | P04 | Port 0, Pin 4 | Input/Output |




Figure 6. 40-Pin DIP Pin Configuration EPROM Mode

Table 5. 40-Pin DIP Package Pin Identification EPROM Mode

| Pin No | Symbol | Function | Direction |
|--------|-----------------|------------------|--------------|
| 1 | NC | No Connection | |
| 2-4 | D5-D7 | Data 5,6,7 | Input/Output |
| 5-10 | NC | No Connection | |
| 11 | V _{CC} | Power Supply | |
| 12-14 | NC | No Connection | |
| 15 | CE | Chip Select | Input |
| 16 | OE | Output Enable | Input |
| 17 | EPM | EPROM Prog. Mode | Input |
| 18 | V _{PP} | Prog. Voltage | Input |
| 19-25 | NC | No Connection | |
| 26 | CLR | Clear | Input |
| 27 | CLK | Clock | Input |
| 28-29 | NC | No Connection | |

Table 5. 40-Pin DIP Package Pin Identification EPROM Mode (Continued)

| Pin No | Symbol | Function | Direction |
|---------------|---------------|-----------------|------------------|
| 30 | /PGM | Prog. Mode | Input |
| 31 | GND | Ground | |
| 32-34 | NC | No Connection | |
| 35-39 | D0-D4 | Data 0,1,2,3,4 | Input/Output |
| 40 | NC | No Connection | |




Figure 7. 44-Pin PLCC Pin Configuration EPROM Programming Mode

Table 6. 44-Pin PLCC Pin Configuration EPROM Programming Mode

| Pin No | Symbol | Function | Direction |
|--------|-----------------|------------------|--------------|
| 1-2 | GND | Ground | |
| 3-5 | NC | No Connection | |
| 6-10 | D0-D4 | Data 0,1,2,3,4 | Input/Output |
| 11-13 | NC | No Connection | |
| 14-16 | D5-D7 | Data 5,6,7 | Input/Output |
| 17-22 | NC | No Connection | |
| 23-24 | V _{CC} | Power Supply | |
| 25-27 | NC | No Connection | |
| 28 | CE | Chip Select | Input |
| 29 | OE | Output Enable | Input |
| 30 | EPM | EPROM Prog. Mode | Input |
| 31 | V _{PP} | Prog. Voltage | Input |

**Table 6. 44-Pin PLCC Pin Configuration EPROM Programming Mode
(Continued)**

| Pin No | Symbol | Function | Direction |
|---------------|---------------|-----------------|------------------|
| 32-39 | NC | No Connection | |
| 40 | CLR | Clear | Input |
| 41 | CLK | Clock | Input |
| 42-43 | NC | No Connection | |
| 44 | /PGM | Prog. Mode | Input |




Figure 8. 44-Pin LQFP Pin Configuration EPROM Programming Mode

Table 7. 44-Pin LQFP Pin Identification EPROM Programming Mode

| Pin No | Symbol | Function | Direction |
|--------|-----------------|------------------|-----------|
| 1-5 | NC | No Connection | |
| 6-7 | V _{CC} | Power Supply | |
| 8-10 | NC | No Connection | |
| 11 | CE | Chip Select | Input |
| 12 | OE | Output Enable | Input |
| 13 | EPM | EPROM Prog. Mode | Input |
| 14 | V _{PP} | Prog. Voltage | Input |
| 15-22 | NC | No Connection | |
| 23 | CLR | Clear | Input |
| 24 | CLK | Clock | Input |
| 25-26 | NC | No Connection | |
| 27 | /PGM | Prog. Mode | Input |
| 28-29 | GND | Ground | |
| 30-32 | NC | No Connection | |

**Table 7. 44-Pin LQFP Pin Identification EPROM Programming Mode
(Continued)**

| Pin No | Symbol | Function | Direction |
|---------------|---------------|-----------------|------------------|
| 33-37 | D0-D4 | Data 0,1,2,3,4 | Input/Output |
| 38-40 | NC | No Connection | |
| 41-43 | D5-D7 | Data 5,6,7 | Input/Output |
| 44 | NC | No Connection | |




Figure 9. Standard Mode 28-Pin DIP/SOIC Pin Configuration

Table 8. 28-Pin DIP/SOIC/PLCC Pin Identification Standard Mode

| Pin No | Symbol | Function | Direction |
|--------|-----------------|------------------------|--------------|
| 1-3 | P25-P27 | Port 2, Pins 5,6, | Input/Output |
| 4-7 | P04-P07 | Port 0, Pins 4,5,6,7 | In/Output |
| 8 | V _{CC} | Power Supply | |
| 9 | XTAL2 | Crystal Oscillator | Output |
| 10 | XTAL1 | Crystal Oscillator | Input |
| 11-13 | P31-P33 | Port 3, Pins 1,2,3 | Input |
| 14-15 | P34-P35 | Port 3, Pins 4,5 | Output |
| 16 | P37 | Port 3, Pin 7 | Output |
| 17 | P36 | Port 3, Pin 6 | Output |
| 18 | P30 | Port 3, Pin 0 | Input |
| 19-21 | P00-P02 | Port 0, Pins 0,1,2 | Input/Output |
| 22 | V _{SS} | Ground | |
| 23 | P03 | Port 0, Pin 3 | Input/Output |
| 24-28 | P20-P24 | Port 2, Pins 0,1,2,3,4 | Input/Output |




Figure 10. Standard Mode 28-Pin PLCC Pin Configuration




Figure 11. EPROM Programming Mode 28-Pin DIP/SOIC Pin Configuration




Figure 12. EPROM Programming Mode 28-Pin PLCC Pin Configuration

Table 9. 28-Pin EPROM Pin Identification EPROM Mode

| Pin # | Symbol | Function | Direction |
|-------|-----------------|------------------|--------------|
| 1-3 | D5-D7 | Data 5,6,7 | Input/Output |
| 4-7 | NC | No Connection | |
| 8 | V _{CC} | Power Supply | |
| 9 | NC | No connection | |
| 10 | CE | Chip Select | Input |
| 11 | OE | Output Enable | Input |
| 12 | EPM | EPROM Prog. Mode | Input |
| 13 | V _{PP} | Prog. Voltage | Input |
| 14-18 | NC | No Connection | |
| 19 | CLR | Clear | |
| 20 | CLK | Clock | |
| 21 | /PGM | Prog. Mode | Input |
| 22 | V _{SS} | Ground | |
| 23 | NC | No Connection | |
| 24-28 | D0-D4 | Data 0,1,2,3,4 | Input/Output |

Electrical Characteristics

Absolute Maximum Ratings

Table 10. Absolute Maximum Ratings

| Parameter | Min | Max | Units | Notes |
|---|------|------------|---------|-------|
| Ambient Temperature under Bias | -40 | +105 | C | |
| Storage Temperature | -65 | +150 | C | |
| Voltage on any Pin with Respect to V_{SS} | -0.6 | +7 | V | 1 |
| Voltage on V_{DD} Pin with Respect to V_{SS} | -0.3 | +7 | V | |
| Voltage on XTAL1, P32, P33 and \overline{RESET} Pins with Respect to V_{SS} | -0.6 | $V_{DD}+1$ | V | 2 |
| Total Power Dissipation | | 1.21 | W | |
| Maximum Allowable Current out of V_{SS} | | 220 | mA | |
| Maximum Allowable Current into V_{DD} | | 180 | mA | |
| Maximum Allowable Current into an Input Pin | -600 | +600 | μ A | 3 |
| Maximum Allowable Current into an Open-Drain Pin | -600 | +600 | μ A | 4 |
| Maximum Allowable Output Current Sunk by Any I/O Pin | | 25 | mA | |
| Maximum Allowable Output Current Sourced by Any I/O Pin | | 25 | mA | |
| Maximum Allowable Output Current Sunk by \overline{RESET} Pin | | 3 | mA | |

Notes

1. This applies to all pins except XTAL pins and where otherwise noted.
2. There is no input protection diode from pin to V_{DD} .
3. This excludes XTAL pins.
4. Device pin is not at an output Low state.

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period may affect device reliability.

Total power dissipation should not exceed 1.21 W for the package. Power dissipation is calculated as follows:

$$\begin{aligned} \text{Total Power Dissipation} = & V_{DD} \times [I_{DD} - (\text{sum of } I_{OH}), \\ & + \text{sum of } [(V_{DD} - V_{OH}) \times I_{OH}] \\ & + \text{sum of } (V_{OL} \times I_{OL}) \end{aligned}$$

Standard Test Conditions

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to GND. Positive current flows into the referenced pin (Test Load).




Figure 13. Test Load Diagram

Capacitance

$T_A = 25\text{ }^\circ\text{C}$, $V_{CC} = \text{GND} = 0\text{ V}$, $f = 1.0\text{ MHz}$, unmeasured pins returned to GND.

| Parameter | Min | Max |
|--------------------|-----|-------|
| Input capacitance | 0 | 12 pF |
| Output capacitance | 0 | 12 pF |
| I/O capacitance | 0 | 12 pF |