



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





High-Performance 8-Bit Microcontrollers

Z8 Encore! XP[®] F6482 Series

Product Specification

PS029412-0618

PRELIMINARY



Warning: DO NOT USE THIS PRODUCT IN LIFE SUPPORT SYSTEMS.

LIFE SUPPORT POLICY

ZILOG'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF ZILOG CORPORATION.

As used herein

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

Document Disclaimer

©2018 Zilog, Inc. All rights reserved. Information in this publication concerning the devices, applications, or technology described is intended to suggest possible uses and may be superseded. Zilog, INC. DOES NOT ASSUME LIABILITY FOR OR PROVIDE A REPRESENTATION OF ACCURACY OF THE INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED IN THIS DOCUMENT. Zilog ALSO DOES NOT ASSUME LIABILITY FOR INTELLECTUAL PROPERTY INFRINGEMENT RELATED IN ANY MANNER TO USE OF INFORMATION, DEVICES, OR TECHNOLOGY DESCRIBED HEREIN OR OTHERWISE. The information contained within this document has been verified according to the general principles of electrical and mechanical engineering.

Z8, Z8 Encore! and Z8 Encore! XP are registered trademarks of Zilog, Inc. All other product or service names are the property of their respective owners.

Revision History

Each instance in the following revision history table reflects a change to this document from its previous version. For more details, refer to the corresponding pages or appropriate links provided in the table.

Date	Revision Level	Description	Page
Jun 2018	12	Removed Z8F6481AT024XK2247 (80-pin LQFP) from the ZMOTION Library Series Ordering Information table.	633
Apr 2017	11	Corrected typos in pins 9 and 10 of the 32-pin QFN pinout. Corrected RTC_DOW, RTC_DOM, RTC_ADOW, RTC_ADOM addresses. Added information regarding IRQE in Stop Mode. Updated description of PWRCTL1[3:2] regarding control of the ADC and ADC voltage reference. Clarified SEEDSEL usage for DCO. Corrected R/W capability of the TxNFC registers. Corrected counter mode descriptions for RTC_DOW, RTC_DOM, RTC_ADOW, RTC_ADOM. Updated Event In power line selection Added I2C baud rate generator information for the case of the I2C configured as a general purpose timer Clarified stopping ADC conversions when SCAN, CONTCONV or AVE are set. Updated description of ADC wake-up Changed minimum ADC ST value from 1 clock to 2 clocks. Described the effect of setting Op Amp A or Op Amp B OPOWER bit. Clarified OCD block diagram. Removed VBO and LVD pulse rejection periods. Updated DCO resolution and DCO control word resolution. Add ZMOTION ordering part numbers	13 28-29 50 54 109 , 121 186 211 , 217 , 226 , 227 212 , 228 334 445 446 , 448 459 474 , 480 , 482 558 603 , 616 623 633
May 2016	10	Added information about External Pad on the QFN package and clarification about AVDD and AVSS power supply in Table 4.	21 , 22
Apr 2016	09	Corrected part number typos in Table 356.	630
Mar 2016	08	Added 44-pin QFN package information to Table 16, Table 356, and Table 358.	55 , 630 , 635
Jan 2016	07	Corrected Figure 6, 80-pin LQFP.	17
Dec 2015	06	Clarified the 64-pin package size (10mm x 10mm).	629

Nov 2015	05	<p>Added 44-pin Quad Flat No Lead (QFN) packaging option. 12, 14, 629</p> <p>RTC. Changed LSB in counter mode to DOW. 211, 217, 218</p> <p>Clarified INPCAP functionality in Dual Input Triggered One-Shot Mode and Gated Mode. 155, 165, 180</p> <p>Updated 14-bit ADC conversion to be recommended for differential mode only. 440, 444, 605</p> <p>Indicated that the Op Amp B IRESSEL = 11 setting is not recommended for $AV_{DD} < 3V$. 477, 482, 605</p> <p>ADC electrical parameters. Added RESOLUT=1 (14-bit resolution) INL/DNL specs. Reduced maximum INMODE=0x ADC Clock frequency to 2MHz. Reduced maximum RESOLUT=1 ADC Clock frequency to 2MHz. Added ST and SST parameters for INMODE=1x at POWER=10 (low) Corrected typos. various</p>	
Oct 2014	04	<p>Corrected pin 10 to ESOUT1 from ESOUT0, Figure 2; corrected “P3” values for pins 32 and 33 to “PE”, Figure 3; corrected PB3 value for Pin 53 to PB4, Figure 6; modified description in System Clock Source Switching and PCLK Source Switching sections; clarified description for the ADCREF bit, Table 15; corrected subscripted terms in Frequency Locked Loop and Phase Locked Loop sections; corrected Figure 24 timer output values to T4CH0, T4CH1; clarified description in WDT Interrupt in Normal Operation, WDT Interrupt in Stop Mode, and WDT Reset in Stop Mode sections; clarified IEC definition, DALI Protocol Mode section; modified Bit 7 description, Table 204; corrected overline issue to depict active status of Timers 0, 1, and 2, Table 217; added note, Channel Scanning section; modified description, Starting and Stopping Conversions section and the Automatic and Manual Wake-Up subsections of the Starting and Stopping Conversions section; modified description, ADC Timing section; modified description, ADC Wake-up, Sampling, and Settling section; clarified description, Calibration and Compensation section; modified offset calibration description for bits 7:6, Table 235; modified GAIN values, bits 7:4, Table 253; modified VBIAS descriptions, Reference System Operation section; modified description of Bit 7, Table 257; corrected ADC Output (Hex) value for 0°C from BC1 to B1C, Table 262; modified T_{WAKE_AR} parameter description and T_{WAKE_ADC} conditions, Table 337; modified GAIN_TOL values and conditions, Table 342.</p>	<p>13, 14, 17, 54, 100, 102, 109, 112, 194, 207, 243, 399, 412, 443, 444, 446, 448, 450, 451, 480, 489, 492, 499, 605, 614</p>
Dec 2013	03	<p>Updated UART-LDD, USB, Option Bits, and Electrical Characteristics chapters. 230, 340, 540, 598</p>	
May 2013	02	<p>Corrected to include PRELIMINARY in footer per Zilog style. n/a</p>	
May 2013	01	<p>Original issue. n/a</p>	

Table of Contents

Revision History	iii
Table of Contents	v
List of Figures	xxi
List of Tables	xxv
Chapter 1. Overview	1
1.1. Features	1
1.2. Part Selection Guide	2
1.3. Block Diagram	4
1.4. eZ8 CPU and Peripheral Overview	5
1.4.1. General-Purpose Input/Output	5
1.4.2. Flash Controller	5
1.4.3. Non-Volatile Data Storage	5
1.4.4. Clock System	6
1.4.5. 12-Bit Analog-to-Digital Converter	6
1.4.6. 12-Bit Digital-to-Analog Converter	6
1.4.7. Low-Power Operational Amplifiers	6
1.4.8. Analog Comparators	7
1.4.9. Temperature Sensor	7
1.4.10. Low-Voltage Detector	7
1.4.11. USB 2.0	7
1.4.12. Enhanced SPI	7
1.4.13. UART with LIN, DALI, and DMX	7
1.4.14. Master/Slave I ² C	7
1.4.15. Liquid Crystal Display	8
1.4.16. Advanced Encryption Standard	8
1.4.17. Timers	8
1.4.18. Multi-Channel Timer	8
1.4.19. Real-Time Clock	8
1.4.20. Interrupt Controller	9
1.4.21. Reset Controller	9
1.4.22. On-Chip Debugger	9
1.4.23. Direct Memory Access Controller	9
1.4.24. Event System	9
1.5. Acronyms and Expansions	9

Chapter 2. Pin Description	12
2.1. Available Packages	12
2.2. Pin Configurations	12
2.3. Signal Descriptions	18
2.4. Pin Characteristics	22
Chapter 3. Address Space	24
3.1. Register File	24
3.2. Program Memory	24
3.3. Data Memory	26
3.4. Flash Information Area	26
Chapter 4. Register Map	27
Chapter 5. Reset, Stop-Mode Recovery and Low-Voltage Detection	38
5.1. Reset Types	38
5.2. System Reset	39
5.2.1. Power-On Reset	40
5.2.2. Voltage Brown-Out Reset	42
5.2.3. Watchdog Timer Reset	43
5.2.4. External Reset Input	43
5.2.5. External Reset Indicator	44
5.2.6. On-Chip Debugger Initiated Reset	44
5.3. Stop-Mode Recovery	44
5.3.1. Stop-Mode Recovery Using Watchdog Timer Time-Out	46
5.3.2. Stop-Mode Recovery Using Timer, Comparator, RTC, or LVD Interrupt	46
5.3.3. Stop-Mode Recovery Using GPIO Port Pin Transition	47
5.3.4. Stop-Mode Recovery Using External RESET Pin	47
5.4. Low-Voltage Detection	47
5.5. Reset Register Definitions	48
Chapter 6. Low-Power Modes	50
6.1. Stop Mode	50
6.2. Halt Mode	51
6.3. Peripheral-Level Power Control	52
6.4. Power Control Register Definitions	52
6.4.1. Power Control Register 0	52
Chapter 7. General-Purpose Input/Output	55
7.1. GPIO Port Availability by Device	55

7.2.	Architecture	56
7.3.	GPIO Alternate Functions	56
7.4.	Shared Reset Pin	57
7.5.	High Frequency Crystal Oscillator Override	57
7.6.	Low Frequency Crystal Oscillator Override	57
7.7.	External Clock Setup	57
7.8.	Port Alternate Function Mapping	58
7.9.	GPIO Interrupts	85
7.10.	GPIO Control Register Definitions	85
7.10.1.	Port A–J Address Registers	86
7.10.2.	Port A–J Control Registers	87
7.10.3.	Port A–J Data Direction Subregisters	87
7.10.4.	Port A–J Alternate Function Subregisters	88
7.10.5.	Port A–J Output Control Subregisters	88
7.10.6.	Port A–J High Drive Enable Subregisters	89
7.10.7.	Port A–G Stop-Mode Recovery Source Enable Subregisters	90
7.10.8.	Port A–J Pull-up Enable Subregisters	91
7.10.9.	Port A–G Alternate Function Set 1 Subregisters	92
7.10.10.	Port C Alternate Function Set 2 Subregister	93
7.10.11.	Port A–J Input Data Registers	94
7.10.12.	Port A–J Output Data Register	95
Chapter 8.	Clock System	96
8.1.	Architecture	97
8.2.	Clock Selection	98
8.2.1.	System Clock Selection	98
8.2.2.	Peripheral Clock Selection	101
8.2.3.	PLL Clock Selection	102
8.2.4.	Clock System Control Register Unlocking/Locking	103
8.3.	Clock Failure Detection and Recovery	103
8.3.1.	System Clock Failure	103
8.3.2.	Watchdog Timer Failure	104
8.4.	High Frequency Crystal Oscillator	104
8.4.1.	Operating Modes	105
8.4.2.	HFXO Operation	105
8.5.	Low Frequency Crystal Oscillator	106
8.5.1.	LFXO Operation	106
8.6.	Internal Precision Oscillator	107
8.6.1.	Operation	107

8.7.	Watchdog Timer Oscillator	108
8.8.	Digitally Controlled Oscillator	108
8.8.1.	Operating Modes	108
8.8.2.	DCO Operation	108
8.9.	Frequency Locked Loop	109
8.9.1.	Operating Modes	109
8.9.2.	FLL Operation	110
8.10.	Phase Locked Loop	112
8.10.1.	Operation	112
8.11.	Clock System Register Definitions	114
8.11.1.	Clock Control 0 Register	114
8.11.2.	Clock Control 1 Register	116
8.11.3.	Clock Control 2 Register	117
8.11.4.	Clock Control 3 Register	118
8.11.5.	Clock Control 4 Register	119
8.11.6.	Clock Control 5 Register	120
8.11.7.	Clock Control 6 Register	121
8.11.8.	Clock Control 7 Register	122
8.11.9.	Clock Control 8 Register	122
8.11.10.	Clock Control 9 Register	123
8.11.11.	Clock Control A Register	123
8.11.12.	Clock Control B Register	125
8.11.13.	Clock Control C Register	126
Chapter 9.	Interrupt Controller	127
9.1.	Interrupt Vector Listing	127
9.2.	Architecture	130
9.3.	Operation	130
9.3.1.	Master Interrupt Enable	130
9.3.2.	Interrupt Vectors and Priority	131
9.3.3.	Interrupt Assertion	131
9.3.4.	Software Interrupt Assertion	132
9.4.	Interrupt Control Register Definitions	132
9.4.1.	Interrupt Request 0 Register	132
9.4.2.	Interrupt Request 1 Register	134
9.4.3.	Interrupt Request 2 Register	135
9.4.4.	Interrupt Request 3 Register	136
9.4.5.	IRQ0 Enable High and Low Bit Registers	137
9.4.6.	IRQ1 Enable High and Low Bit Registers	139
9.4.7.	IRQ2 Enable High and Low Bit Registers	140

9.4.8.	IRQ3 Enable High and Low Bit Registers	142
9.4.9.	Interrupt Edge Select Register	145
9.4.10.	Shared Interrupt Select Register 0	146
9.4.11.	Shared Interrupt Select Register 1	147
9.4.12.	Interrupt Control Register	148
Chapter 10.	Timers	149
10.1.	Timer Architecture	150
10.2.	Timer Operation	150
10.2.1.	Timer Clock Source	150
10.2.2.	Low-Power Modes	151
10.2.3.	Timer Operating Modes	152
10.2.4.	Reading the Timer Count Values	170
10.2.5.	Timer Interrupts and DMA	170
10.2.6.	Timer Output Signal Operation	171
10.2.7.	Timer Input Path and Noise Filter	171
10.3.	Timer Register Definitions	174
10.3.1.	Timer 0–2 High and Low Byte Registers	175
10.3.2.	Timer Reload High and Low Byte Registers	176
10.3.3.	Timer 0–2 PWM0 High and Low Byte Registers	177
10.3.4.	Timer 0–2 PWM1 High and Low Byte Registers	178
10.3.5.	Timer 0–2 Control Registers	179
10.3.6.	Timer 0–2 Status Registers	185
10.3.7.	Timer 0–2 Noise Filter Control Registers	186
Chapter 11.	Multi-Channel Timer	187
11.1.	Architecture	187
11.2.	Timer Operation	188
11.2.1.	Multi-Channel Timer Counter	188
11.2.2.	Inputs and Outputs	188
11.2.3.	Clock Source	189
11.2.4.	Multi-Channel Timer Clock Prescaler	189
11.2.5.	Multi-Channel Timer Start	189
11.2.6.	Multi-Channel Timer Mode Control	189
11.2.7.	Count Modulo Mode	190
11.2.8.	Count Up/Down Mode	190
11.3.	Capture/Compare Channel Operation	191
11.3.1.	One-Shot Compare Operation	191
11.3.2.	Continuous Compare Operation	191
11.3.3.	PWM Output Operation	191
11.3.4.	Capture Operation	192

11.4.	Multi-Channel Timer Interrupts and DMA	192
11.4.1.	Timer Interrupt	192
11.4.2.	Channel Interrupts	192
11.4.3.	DMA	192
11.5.	Low-Power Modes	193
11.5.1.	Operation in Halt Mode	193
11.5.2.	Operation in Stop Mode	193
11.5.3.	Power Reduction During Operation	193
11.6.	Multi-Channel Timer Application Examples	193
11.6.1.	PWM Programmable Deadband Generation	193
11.6.2.	Multiple Timer Intervals Generation	194
11.7.	Multi-Channel Timer Control Register Definitions	195
11.7.1.	Multi-Channel Timer Address Map	195
11.7.2.	Multi-Channel Timer High and Low Byte Registers	196
11.7.3.	MCT Reload High and Low Byte Registers	197
11.7.4.	MCT Subaddress Register	198
11.7.5.	MCT Subregister x	199
11.7.6.	Multi-Channel Timer Control 0 and Control 1 Registers	199
11.7.7.	Multi-Channel Timer Channel Status 0 and Status 1 Registers	202
11.7.8.	Multi-Channel Timer Channel-y Control Registers	203
11.7.9.	Multi-Channel Timer Channel-y High and Low Byte Registers	205
Chapter 12.	Watchdog Timer	206
12.1.	Operation	206
12.1.1.	Watchdog Timer Retrigger	207
12.1.2.	Watchdog Timer Time-Out Response	207
12.1.3.	Watchdog Timer Reload Unlock Sequence	208
12.2.	Watchdog Timer Register Definitions	208
12.2.1.	Watchdog Timer Reload High and Low Byte Registers	208
Chapter 13.	Real-Time Clock	210
13.1.	Architecture	210
13.2.	Operation	211
13.2.1.	Calendar Mode Operation	211
13.2.2.	Counter Mode Operation	211
13.2.3.	Real-Time Clock Alarm	211
13.2.4.	Real-Time Clock Source Selection	211
13.2.5.	Synchronous Reading of the Real Time Clock Counts	212
13.2.6.	Real-Time Clock Recommended Operation	212

13.2.7.	Real-Time Clock Enable and Count Register Writing . . .	212
13.3.	Real-Time Clock Control Register Definitions	213
13.3.1.	Real-Time Clock Seconds Register	213
13.3.2.	Real-Time Clock Minutes Register	214
13.3.3.	Real-Time Clock Hours Register	215
13.3.4.	Real-Time Clock Day-of-the-Month Register	216
13.3.5.	Real-Time Clock Day-of-the-Week Register	218
13.3.6.	Real-Time Clock Month Register	219
13.3.7.	Real-Time Clock Year Register	220
13.3.8.	Real-Time Clock Alarm Seconds Register	221
13.3.9.	Real-Time Clock Alarm Minutes Register	222
13.3.10.	Real-Time Clock Alarm Hours Register	223
13.3.11.	Real-Time Clock Alarm Day-of-the-Month Register . . .	224
13.3.12.	Real-Time Clock Alarm Day-of-the-Week Register . . .	225
13.3.13.	Real-Time Clock Alarm Control Register	226
13.3.14.	Real-Time Clock Timing Register	227
13.3.15.	Real-Time Clock Control Register	228
Chapter 14.	UART-LDD	230
14.1.	UART-LDD Architecture	231
14.1.1.	Data Format for Standard UART Modes	232
14.1.2.	Transmitting Data using the Polled Method	232
14.1.3.	Transmitting Data Using Interrupt-Driven Method	233
14.1.4.	Receiving Data Using Polled Method	234
14.1.5.	Receiving Data Using the Interrupt-Driven Method	235
14.1.6.	Clear To Send Operation	236
14.1.7.	External Driver Enable	236
14.1.8.	UART-LDD Special Modes	237
14.1.9.	Multiprocessor Mode	237
14.1.10.	LIN Protocol Mode	239
14.1.11.	DALI Protocol Mode	243
14.1.12.	DMX Protocol Mode	247
14.1.13.	UART-LDD Interrupts	250
14.1.14.	UART-LDD and DMA Support	254
14.1.15.	UART-LDD Baud Rate Generator	254
14.2.	Noise Filter	255
14.2.1.	Architecture	255
14.2.2.	Operation	256
14.3.	UART-LDD Control Register Definitions	258
14.3.1.	UART-LDD 0–1 Transmit Data Registers	258
14.3.2.	UART-LDD 0–1 Receive Data Registers	258

14.3.3.	UART-LDD 0–1 Status 0 Registers	259
14.3.4.	UART-LDD 0–1 Mode Select and Status Registers	264
14.3.5.	UART-LDD 0–1 Control 0 Registers	267
14.3.6.	UART-LDD 0–1 Control 1 Registers	269
14.3.7.	Noise Filter Control Registers	271
14.3.8.	LIN Control Registers	272
14.3.9.	DALI Control Registers	273
14.3.10.	DMX Control Registers	274
14.3.11.	UART-LDD Address Compare Registers	275
14.3.12.	UART-LDD 0–1 Baud Rate High and Low Byte Registers	276
Chapter 15.	Enhanced Serial Peripheral Interface	281
15.1.	Architecture	281
15.2.	ESPI Signals	283
15.2.1.	Master-In/Slave-Out	283
15.2.2.	Master-Out/Slave-In	283
15.2.3.	Serial Clock	283
15.2.4.	Slave Select	283
15.3.	Operation	284
15.3.1.	Throughput	285
15.3.2.	ESPI Clock Phase and Polarity Control	285
15.3.3.	Slave Select Modes of Operation	287
15.3.4.	SPI Protocol Configuration	289
15.3.5.	Error Detection	292
15.3.6.	ESPI Interrupts	293
15.3.7.	ESPI and DMA	294
15.3.8.	ESPI Baud Rate Generator	294
15.4.	ESPI Control Register Definitions	295
15.4.1.	ESPI 0-1 Data Registers	295
15.4.2.	ESPI 0-1 Transmit Data Command Registers	296
15.4.3.	ESPI 0-1 Control Registers	297
15.4.4.	ESPI 0-1 Mode Registers	299
15.4.5.	ESPI 0-1 Status Registers	301
15.4.6.	ESPI 0-1 State Registers	302
15.4.7.	ESPI 0-1 Baud Rate High and Low Byte Registers	303
Chapter 16.	I ² C Master/Slave Controller	306
16.1.	Architecture	306
16.1.1.	I ² C Master/Slave Controller Registers	307
16.2.	Operation	308

16.2.1.	SDA and SCL Signals	308
16.2.2.	I ² C Interrupts	309
16.2.3.	Start and Stop Conditions	311
16.2.4.	Software Control of I ² C Transactions	311
16.2.5.	Master Transactions	311
16.2.6.	Slave Transactions	319
16.2.7.	DMA Control of I ² C Transactions	326
16.3.	I ² C Control Register Definitions	329
16.3.1.	I ² C Data Register	329
16.3.2.	I ² C Interrupt Status Register	330
16.3.3.	I ² C Control Register	331
16.3.4.	I ² C Baud Rate High and Low Byte Registers	332
16.3.5.	I ² C State Register	334
16.3.6.	I ² C Mode Register	337
16.3.7.	I ² C Slave Address Register	339
Chapter 17.	Universal Serial Bus	340
17.1.	Architecture	340
17.2.	Operation	341
17.2.1.	Overview of USB Registers and Subregisters	341
17.2.2.	USB Endpoint Buffer Memory	341
17.2.3.	USB Module Setup	344
17.2.4.	USB Control Transfers Using Endpoint 0	345
17.2.5.	USB Transfers Using Endpoints 1–3	348
17.2.6.	Endpoint Pairing	350
17.2.7.	USB Transfer Control	351
17.2.8.	Suspend/Resume	352
17.2.9.	Stop Mode Operation	354
17.2.10.	USB Module Interrupts and DMA	355
17.3.	USB Control Register Definitions	356
17.3.1.	USB Subaddress Register	357
17.3.2.	USB Subdata Register	359
17.3.3.	USB Control Register	360
17.3.4.	USB DMA 0–1 Control Registers	361
17.3.5.	USB DMA Data Register	362
17.3.6.	USB Interrupt Control Register	363
17.3.7.	USB OUT Endpoint 1–3 Start Address Subregisters	364
17.3.8.	USB IN Endpoints Start Address Subregister	365
17.3.9.	USB IN Endpoint 1–3 Start Address Subregisters	366
17.3.10.	USB Clock Gate Subregister	367
17.3.11.	USB Interrupt Identification Subregister	368

17.3.12.	USB IN Interrupt Request Subregister	369
17.3.13.	USB OUT Interrupt Request Subregister	370
17.3.14.	USB Protocol Interrupt Request Subregister	371
17.3.15.	USB IN Interrupt Enable Subregister	372
17.3.16.	USB OUT Interrupt Enable Subregister	373
17.3.17.	USB Protocol Interrupt Enable Subregister	374
17.3.18.	USB Endpoint 0 Control and Status Subregister	375
17.3.19.	USB IN 0–3 Byte Count Subregisters	376
17.3.20.	USB IN 1–3 Control and Status Subregister	377
17.3.21.	USB OUT 0–3 Byte Count Subregisters	378
17.3.22.	USB OUT 1–3 Control and Status Subregisters	379
17.3.23.	USB Control and Status Subregister	380
17.3.24.	USB Toggle Control Subregister	381
17.3.25.	USB Frame Count Subregisters	382
17.3.26.	USB Function Address Subregister	383
17.3.27.	USB Endpoint Pairing Subregister	384
17.3.28.	USB IN Endpoint Valid Subregister	385
17.3.29.	USB OUT Endpoint Valid Subregister	386
17.3.30.	USB IN Endpoints Stop Address Subregister	387
17.3.31.	USB Setup Buffer Byte 0–7 Subregisters	388
Chapter 18.	Direct Memory Access Controller	389
18.1.	Architecture	389
18.2.	Operation	390
18.2.1.	DMA Registers and Subregisters	391
18.2.2.	Address Control	391
18.2.3.	DMA Request Selection	391
18.2.4.	Transfer Types	392
18.2.5.	Direct Operation	392
18.2.6.	Linked List Operation	393
18.2.7.	Global Disable	396
18.2.8.	DMA Channel Priority	396
18.2.9.	Interrupts	397
18.2.10.	End-of-Count Interrupt	397
18.2.11.	Watermark Interrupt	397
18.3.	DMA Control Register Definitions	398
18.3.1.	DMA 0–3 Subaddress/Status Registers	399
18.3.2.	DMA 0–3 Subdata Registers	400
18.3.3.	DMA Global Control Register	401
18.3.4.	DMA Source Address Subregisters	402
18.3.5.	DMA Destination Address Subregisters	403

18.3.6.	DMA Count Subregisters	405
18.3.7.	DMA 0–3 Control 0 Subregisters	406
18.3.8.	DMA 0–3 Control 1 Subregisters	407
18.3.9.	DMA 0–3 Linked List Descriptor Address High and Low Subregisters	409
Chapter 19.	Event System	410
19.1.	Architecture	410
19.2.	Source Selection	411
19.3.	Destination Selection	413
19.4.	Timing Considerations	414
19.5.	Event System Usage Examples	414
19.6.	Event System Register Definitions	416
19.6.1.	Event System Source Subaddress Register	417
19.6.2.	Event System Source Subdata Register	418
19.6.3.	Event System Channel 0–7 Source Subregisters	419
19.6.4.	Event System Destination Subaddress Register	420
19.6.5.	Event System Destination Subdata Register	421
19.6.6.	Event System Destination 0–3F Channel Subregisters ..	422
Chapter 20.	Advanced Encryption Standard (AES) Accelerator	423
20.1.	AES Architecture	423
20.2.	AES Operation	424
20.2.1.	AES Operation and DMA	426
20.2.2.	AES Electronic Codebook (ECB) Mode	426
20.2.3.	Initialization Vector	428
20.2.4.	AES Output Feedback (OFB) Mode	429
20.2.5.	AES Cipher Block Chaining (CBC) Mode	431
20.2.6.	Decrypt Key Derivation	433
20.3.	AES Register Definitions	433
20.3.1.	AES Data Register	434
20.3.2.	Initialization Vector Register	435
20.3.3.	Key Register	435
20.3.4.	AES Control Register	436
20.3.5.	AES Status Register	437
Chapter 21.	Analog-to-Digital Converter	438
21.1.	Architecture	438
21.2.	Operation	439
21.2.1.	Input Modes	440
21.2.2.	ADC Data Format	441

21.2.3.	Conversion Options	443
21.2.4.	Starting and Stopping Conversions	444
21.2.5.	Voltage References	445
21.2.6.	ADC Timing	446
21.2.7.	Window Detection	449
21.2.8.	ADC Interrupts and DMA	450
21.2.9.	Calibration and Compensation	450
21.3.	ADC Control Register Definitions	451
21.3.1.	ADC Control 0 Register	451
21.3.2.	ADC Control 1 Register	452
21.3.3.	ADC Control 2 Register	453
21.3.4.	ADC Input Select High Register	454
21.3.5.	ADC Input Select Low Register	455
21.3.6.	ADC Offset Calibration Register	457
21.3.7.	ADC Data High Register	458
21.3.8.	ADC Data Low Register	458
21.3.9.	Sample Time Register	459
21.3.10.	ADC Window Upper Threshold High Register	460
21.3.11.	ADC Window Upper Threshold Low Register	461
21.3.12.	ADC Window Lower Threshold High Register	462
21.3.13.	ADC Window Lower Threshold Low Register	463
Chapter 22.	Digital-to-Analog Converter	464
22.1.	Architecture	464
22.2.	Operation	465
22.2.1.	Starting a Conversion	466
22.2.2.	Power Control	467
22.2.3.	Voltage References	467
22.2.4.	DAC Interrupt and DMA	468
22.3.	DAC Control Register Definitions	468
22.3.1.	DAC Control Register	468
22.3.2.	DAC Data High Register	470
22.3.3.	DAC Data Low Register	470
Chapter 23.	Operational Amplifiers	472
23.1.	Architecture	472
23.2.	Operation	474
23.2.1.	Op Amp A	475
23.2.2.	Op Amp B	476
23.3.	Op Amp Register Definitions	478
23.3.1.	Op Amp A Control 0 Register	478

23.3.2.	Op Amp A Control 1 Register	480
23.3.3.	Op Amp B Control 0 Register	481
23.3.4.	Op Amp B Control 1 Register	482
Chapter 24.	Comparators and Reference System	484
24.1.	Architecture	485
24.2.	Comparator Operation	487
24.3.	Reference System Operation	489
24.4.	Comparator and Reference System Register Definitions	491
24.4.1.	Comparator Control Register	492
24.4.2.	Comparator 0 Control 0 Register	493
24.4.3.	Comparator 0 Control 1 Register	494
24.4.4.	Comparator 1 Control 0 Register	495
24.4.5.	Comparator 1 Control 1 Register	496
Chapter 25.	Temperature Sensor	498
25.1.	Operation	498
25.1.1.	Calibration	500
Chapter 26.	Liquid Crystal Display Controller	501
26.1.	Architecture	501
26.2.	Operation	502
26.2.1.	LCD Registers and Subregisters	503
26.2.2.	LCD Display Memory	503
26.2.3.	LCD Frame Timing	505
26.2.4.	LCD Blinking and Blanking	506
26.2.5.	Using the LCD as a Timer	506
26.2.6.	LCD Voltage and Bias Generation	507
26.2.7.	LCD Outputs	508
26.2.8.	Waveform Generation	508
26.2.9.	Contrast Control	516
26.2.10.	Stop Mode Operation	517
26.2.11.	Interrupts	517
26.3.	LCD Control Register Definitions	517
26.3.1.	LCD Subaddress Register	518
26.3.2.	LCD Subdata Register	519
26.3.3.	LCD Clock Register	520
26.3.4.	LCD Control 0 Register	521
26.3.5.	LCD Control 1 Register	522
26.3.6.	LCD Control 2 Register	524
26.3.7.	LCD Control 3 Register	525
26.3.8.	LCD Display Memory Bank A Subregisters	526

26.3.9.	LCD Display Memory Bank B Subregisters	526
Chapter 27.	Flash Memory	527
27.1.	Flash Information Area	529
27.2.	Operation	529
27.2.1.	Flash Operation Timing	531
27.2.2.	Flash Code Protection Against External Access	531
27.2.3.	Flash Code Protection Against Accidental Program and Erasure	531
27.2.4.	Programming	532
27.2.5.	Byte Programming Mode	533
27.2.6.	Word Programming Mode	533
27.2.7.	Page Erase	533
27.2.8.	Mass Erase	534
27.2.9.	Flash Controller Bypass	534
27.2.10.	Flash Controller Behavior in Debug Mode	534
27.3.	Flash Control Register Definitions	535
27.3.1.	Flash Control Register	535
27.3.2.	Flash Status Register	536
27.3.3.	Flash Page Select Register	537
27.3.4.	Flash Block Protect Register	538
27.3.5.	Flash Programming Configuration	539
Chapter 28.	Flash Option Bits	540
28.1.	Operation	540
28.1.1.	Option Bit Configuration by Reset	540
28.1.2.	Option Bit Types	540
28.2.	Flash Option Bit Control Register Definitions	542
28.2.1.	Trim Bit Address Register	543
28.2.2.	Trim Bit Data Register	544
28.3.	Flash Option Bit Address Space	544
28.3.1.	Trim Bit Address Space	546
Chapter 29.	Non-Volatile Data Storage	554
29.1.	Operation	554
29.2.	NVDS Code Interface	554
29.2.1.	Byte Write	554
29.2.2.	Byte Read	555
29.2.3.	Power Failure Protection	556
29.2.4.	Optimizing NVDS Memory Usage for Execution Speed	557

Chapter 30. On-Chip Debugger	558
30.1. Architecture	558
30.2. Operation	559
30.2.1. On-Chip Debugger Interface	559
30.2.2. Debug Mode	561
30.2.3. OCD Data Format	561
30.2.4. OCD Auto-Baud Detector/Generator	562
30.2.5. High-Speed Synchronous Communication	562
30.2.6. OCD Serial Errors	563
30.2.7. Automatic Reset	564
30.2.8. Transmit Flow Control	564
30.2.9. Breakpoints	565
30.2.10. OCD Counter Register	566
30.3. On-Chip Debugger Commands	567
30.4. On-Chip Debugger Control Register Definitions	572
30.4.1. OCD Control Register	572
30.4.2. OCD Status Register	574
30.4.3. Line Control Register	575
30.4.4. Baud Reload Register	576
Chapter 31. eZ8 CPU Instruction Set	577
31.1. Assembly Language Programming Introduction	577
31.2. Assembly Language Syntax	578
31.3. eZ8 CPU Instruction Notation	579
31.4. eZ8 CPU Instruction Classes	580
31.5. eZ8 CPU Instruction Summary	585
Chapter 32. Op Code Maps	594
Chapter 33. Electrical Characteristics	598
33.1. Absolute Maximum Ratings	598
33.2. DC Characteristics	599
33.3. AC Characteristics	601
33.4. On-Chip Peripheral AC and DC Electrical Characteristics	602
33.4.1. Power-On Reset	602
33.4.2. Voltage Brown-Out	603
33.4.3. Stop-Mode Recovery	603
33.4.4. Flash Memory	604
33.4.5. Watchdog Timer	604
33.4.6. Non-Volatile Data Storage	605
33.4.7. Analog-to-Digital Converter	605

33.4.8. Digital-to-Analog Converter	609
33.4.9. Comparator	611
33.4.10. Reference System	612
33.4.11. Temperature Sensor	613
33.4.12. Operational Amplifier	614
33.4.13. Low Voltage Detect	616
33.4.14. Liquid Crystal Display	617
33.4.15. Universal Serial Bus	620
33.4.16. Internal Precision Oscillator	620
33.4.17. High Frequency Crystal Oscillator	621
33.4.18. Low Frequency Crystal Oscillator	622
33.4.19. Phase-Locked Loop Oscillator	622
33.4.20. Digitally Controlled Oscillator and Frequency-Locked Loop	623
33.4.21. General-Purpose I/O Port Input Data Sample Timing	624
33.4.22. General-Purpose I/O Port Output Timing	625
33.4.23. On-Chip Debugger Timing	626
33.4.24. UART Timing	627
Chapter 34. Packaging	629
Chapter 35. Ordering Information	630
35.1. Part Number Listing	630
35.2. Part Number Suffix Designations	634
35.3. Precharacterization Product	635
Index	636
Customer Support	656

List of Figures

Figure 1.	F6482 Series Block Diagram	4
Figure 2.	Z8F6481, Z8F6081, Z8F3281 and Z8F1681 MCUs, 32-Pin Quad Flat No Lead (QFN) Package 13	
Figure 3.	Z8F6481, Z8F6081, Z8F3281 & Z8F1681 MCUs, 44-Pin Quad Flat No Lead (QFN) and Low-Profile Quad Flat Package (LQFP) 14	
Figure 4.	Z8F6481, Z8F6081 Z8F3281 & Z8F1681 MCUs, 64-Pin Low-Profile Quad Flat Package (LQFP) 15	
Figure 5.	Z8F6482, Z8F6082, Z8F3282 & Z8F1682 MCUs, 64-Pin Low-Profile Quad Flat Package (LQFP) 16	
Figure 6.	Z8F6482, Z8F6082, Z8F3282 & Z8F1682 MCUs, 80-Pin Low-Profile Quad Flat Package (LQFP) 17	
Figure 7.	Power-On Reset Operation	41
Figure 8.	Power-On Reset Behavior	42
Figure 9.	Voltage Brown-Out Reset Operation	43
Figure 10.	GPIO Port Pin Block Diagram	56
Figure 11.	Clock System Block Diagram	98
Figure 12.	Recommended 16MHz Crystal Oscillator Configuration	106
Figure 13.	Recommended 32.768kHz Crystal Oscillator Configuration	107
Figure 14.	FLL Block Diagram	110
Figure 15.	PLL Block Diagram	112
Figure 16.	Interrupt Controller Block Diagram	130
Figure 17.	Timer Block Diagram	150
Figure 18.	Input Path and Noise Filter System Block Diagram	172
Figure 19.	Example with the Timer0 Noise Filter Reassigned to Timer1	173
Figure 20.	Noise Filter Operation	174
Figure 21.	Multi-Channel Timer Block Diagram	188
Figure 22.	Count Modulo Mode	190
Figure 23.	Count Up/Down Mode	190
Figure 24.	Count Up/Down Mode with PWM Channel Outputs and Deadband	194
Figure 25.	Count Max Mode with Channel Compare	195
Figure 26.	Real-Time Clock Block Diagram	210
Figure 27.	UART-LDD Block Diagram	231
Figure 28.	UART-LDD Asynchronous Data Format without Parity	232
Figure 29.	UART-LDD Asynchronous Data Format with Parity	232

Figure 30.	UART-LDD Driver Enable Signal Timing with One Stop Bit and Parity	237
Figure 31.	UART-LDD Asynchronous Multiprocessor Mode Data Format	238
Figure 32.	UART-LDD DALI Standard Frames and Biphasic Bit Encoding	244
Figure 33.	UART-LDD DMX Frame and Data Slot	248
Figure 34.	UART-LDD Receiver Interrupt Service Routine Flow	253
Figure 35.	Noise Filter System Block Diagram	255
Figure 36.	Noise Filter Operation	257
Figure 37.	ESPI Block Diagram	282
Figure 38.	ESPI Timing when PHASE=0	286
Figure 39.	ESPI Timing when PHASE=1	287
Figure 40.	SPI Mode (SSMD=000)	288
Figure 41.	I ² S Mode (SSMD=010), Multiple Frames	289
Figure 42.	ESPI Configured as an SPI Master in a Single Master, Single Slave System	290
Figure 43.	ESPI Configured as an SPI Master in a Single Master, Multiple Slave System	291
Figure 44.	ESPI Configured as an SPI Slave	292
Figure 45.	I ² C Controller Block Diagram	307
Figure 46.	Data Transfer Format, Master Write Transaction with a 7-Bit Address	313
Figure 47.	Data Transfer Format, Master Write Transaction with a 10-Bit Address	314
Figure 48.	Data Transfer Format, Master Read Transaction with a 7-Bit Address	316
Figure 49.	Data Transfer Format, Master Read Transaction with a 10-Bit Address	317
Figure 50.	Data Transfer Format, Slave Receive Transaction with 7-Bit Address	321
Figure 51.	Data Transfer Format, Slave Receive Transaction with 10-Bit Address	322
Figure 52.	Data Transfer Format, Slave Transmit Transaction with 7-bit Address	323
Figure 53.	Data Transfer Format, Slave Transmit Transaction with 10-Bit Address	324
Figure 54.	USB Block Diagram	340
Figure 55.	Example Endpoint Buffer Memory Allocation	344
Figure 56.	Control Write Transfer Example	346
Figure 57.	Control Read Transfer Example	347
Figure 58.	Bulk IN Transfer Example	348
Figure 59.	Bulk OUT Transfer Example	350
Figure 60.	Direct Memory Access Block Diagram	390
Figure 61.	Event System Block Diagram	411
Figure 62.	AES Accelerator Block Diagram	424
Figure 63.	AES State Array Input and Output	425

Figure 64.	ECB Mode Encryption Flow Diagram	427
Figure 65.	ECB Mode Decryption Flow Diagram	427
Figure 66.	OFB Mode Encryption Flow Diagram	429
Figure 67.	OFB Mode Decryption Flow Diagram	430
Figure 68.	CBC Mode Encryption Flow Diagram	431
Figure 69.	ECB Mode Decryption Flow Diagram for CBC Cipher Text	432
Figure 70.	Analog-to-Digital Converter Block Diagram	439
Figure 71.	ADC Data (12-Bit) vs. Input Voltage for Single-Ended Input Modes ...	442
Figure 72.	ADC Data (12-Bit) vs. Input Voltage for Balanced Differential Input Mode .	442
Figure 73.	ADC Data (12-Bit) vs. Input Voltage for Unbalanced Differential Input Mode	443
Figure 74.	ADC Timing Diagram for 12-Bit Resolution	447
Figure 75.	ADC Timing Diagram for 2-Pass 14-Bit Resolution with INMODE=10, 11	448
Figure 76.	ADC Timing Diagram for 2-Pass 14-Bit Resolution with INMODE=01	448
Figure 77.	ADC Input Equivalent Circuit	449
Figure 78.	Digital-to-Analog Converter Block Diagram	465
Figure 79.	Output Voltage vs. DAC Data	466
Figure 80.	Op Amp A Block Diagram	473
Figure 81.	Op Amp B Block Diagram	474
Figure 82.	Op Amp B Connections for Current Sourcing/Sinking	477
Figure 83.	Comparators Block Diagram	485
Figure 84.	Reference System Block Diagram	486
Figure 85.	Liquid Crystal Display Controller Block Diagram	502
Figure 86.	LCD Voltage and Bias Generation Block Diagram	507
Figure 87.	Static Mode Example Waveforms	510
Figure 88.	1/2 Duty Mode with 1/2 Bias Type A Example Waveforms	511
Figure 89.	1/2 Duty Mode with 1/2 Bias Type B Example Waveforms	512
Figure 90.	1/3 Duty Mode with 1/3 Bias Type A Example Waveforms	513
Figure 91.	1/3 Duty Mode with 1/3 Bias Type B Example Waveforms	514
Figure 92.	1/4 Duty Mode with 1/3 Bias Type A Example Waveforms	515
Figure 93.	1/4 Duty Mode with 1/3 Bias Type B Example Waveforms	516
Figure 94.	Flash Memory Arrangement	528
Figure 95.	Flash Controller Operation Flowchart	530
Figure 96.	On-Chip Debugger Block Diagram	558

Figure 97. Target OCD Connector Interface	559
Figure 98. Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface, #1 of 2 560	
Figure 99. Interfacing the On-Chip Debugger's DBG Pin with an RS-232 Interface, #2 of 2 560	
Figure 100. OCD Data Format	562
Figure 101. Synchronous Operation	563
Figure 102. Start Bit Flow Control	565
Figure 103. Op Code Map Cell Description	594
Figure 104. First Op Code Map	596
Figure 105. Second Op Code Map after 1Fh	597
Figure 106. Maximum System Clock Frequency vs. V_{DD}	602
Figure 107. Port Input Sample Timing	624
Figure 108. GPIO Port Output Timing	625
Figure 109. On-Chip Debugger Timing	626
Figure 110. UART Timing With CTS	627
Figure 111. UART Timing Without CTS	628

List of Tables

Table 1.	F6482 Series Family Part Selection Guide	3
Table 2.	Acronyms and Expansions	9
Table 3.	F6482 Series Package Options	12
Table 4.	Signal Descriptions	18
Table 5.	Pin Characteristics	22
Table 6.	F6482 Series Program Memory Maps	25
Table 7.	F6482 Series Flash Memory Information Area Map	26
Table 8.	Register File Address Map	27
Table 9.	Reset, Stop-Mode Recovery Characteristics and Latency	39
Table 10.	System Reset Sources and Resulting Reset Type	40
Table 11.	Stop-Mode Recovery Sources and Resulting Action	46
Table 12.	Reset Status Register (RSTSTAT)	48
Table 13.	Reset Status Per Event	49
Table 14.	Power Control Register 0 (PWRCTL0)	52
Table 15.	Power Control Register 1 (PWRCTL1)	54
Table 16.	Port Availability by Device and Package Type	55
Table 17.	Port Alternate Function Mapping, 32-Pin Parts	58
Table 18.	Port Alternate Function Mapping (44-Pin Parts)	62
Table 19.	Port Alternate Function Mapping (Z8Fxx81 64-Pin Parts)	66
Table 20.	Port Alternate Function Mapping (Z8Fxx82 64-Pin Parts)	72
Table 21.	Port Alternate Function Mapping, 80-Pin Parts	78
Table 22.	GPIO Port Registers and Subregisters	85
Table 23.	Port A–J GPIO Address Registers (PxADDR)	86
Table 24.	Port A–J Control Registers (PxCTL)	87
Table 25.	Port A–J Data Direction Subregisters (PxDD)	87
Table 26.	Port A–J Alternate Function Subregisters (PxAF)	88
Table 27.	Port A–J Output Control Subregisters (PxOC)	89
Table 28.	Port A–J High Drive Enable Subregisters (PxHDE)	89
Table 29.	Port A–G Stop-Mode Recovery Source Enable Subregisters (PxSMRE)	90
Table 30.	Port A–J Pull-Up Enable Subregisters (PxPUE)	91
Table 31.	Port A–G Alternate Function Set 1 Subregisters (PxAFS1)	92
Table 32.	Port C Alternate Function Set 2 Subregisters (PxAFS2)	93
Table 33.	Port A–J Input Data Registers (PxIN)	94