# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.


We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







**Z8PE003** FEATURE-ENHANCED Z8PLUS 1K ROM ONE-TIME PROGRAMMABLE (OTP) MICROCONTROLLER

# **FEATURES**

Part Number	ROM (kb)	RAM* (Bytes)	Speed (MHz)
Z8PE003	1	64	10
Note: *Genera	al-Purpose.		

#### **Microcontroller Core Features**

- All Instructions Execute in one 1-µs Instruction Cycle with a 10-MHz Crystal
- 1K x 8 On-Chip OTP EPROM Memory
- 64 x 8 General-Purpose Registers (SRAM)
- Six Vectored Interrupts with Fixed Priority
- Operating Speed: DC-10 MHz
- Six Addressing Modes: R, IR, X, D, RA, and IM

#### **Peripheral Features**

- 14 Total Input/Output Pins
- One 8-Bit I/O Port (Port A)
  - I/O Bit Programmable
  - Each Bit Programmable as Push-Pull or Open-Drain
- One 6-Bit I/O Port (Port B)
  - I/O Bit Programmable
  - Includes Special Functionality: Stop-Mode Recovery Input, Comparator Inputs, Selectable Edge Interrupts, and Timer Output
- One Analog Comparator

- 16-Bit Programmable Watch-Dog Timer (WDT)
- Software Programmable Timers Configurable as:
  - Two 8-Bit Standard Timers and One 16-Bit Standard Timer
  - One 16-Bit Standard Timer and One 16-Bit Pulse Width Modulator (PWM) Timer

#### **Additional Features**

- On-Chip Oscillator that accepts External Crystal (XTAL), Ceramic Resonator, Inductor Capacitor (LC), or External Clocks
- External Resistor Capacitor (RC), an Oscillator Option
- Voltage Brown-Out/Power-On Reset (V<sub>BO</sub>/POR)
- Programmable Options:
  - EPROM Protect
  - RC Oscillator
- Power Reduction Modes:
  - HALT Mode with Peripheral Units Active
  - STOP Mode for Minimum Power Dissipation

#### **CMOS/Technology Features**

- Low-Power Consumption
- 3.0V to 5.5V Operating Range @ 0°C to +70°C
  4.5V to 5.5V Operating Range @ -40°C to +105°C
- 18-Pin DIP, SOIC, and 20-Pin SSOP Packages

# **GENERAL DESCRIPTION**

The Z8PE003 is the newest member of the Z8Plus Microprocessor (MPU) family. Similar to the Z8E000 and Z8E001, the Z8PE003 offers easy software development, debug, prototyping, and an attractive One-Time Programmable (OTP) solution. For applications demanding powerful I/O capabilities, the Z8PE003's dedicated input and output lines are grouped into two ports, and are configurable under software control.

# **GENERAL DESCRIPTION** (Continued)

Both the 8-bit and 16-bit on-chip timers, with several userselectable modes, administer real-time tasks such as counting/timing and I/O data communications.

**Note:** All signals with an overline are active Low. For example,  $B/\overline{W}$ , in which WORD is active Low; and  $\overline{B}/W$ , in which BYTE is active Low.

Power connections follow conventional descriptions below:

Connection	Circuit	Device	
Power	V <sub>CC</sub>	V <sub>DD</sub>	
Ground	GND	V <sub>SS</sub>	




Figure 1. Functional Block Diagram




Figure 2. EPROM Programming Mode Block Diagram


# **PIN DESCRIPTION**

PB1 C PB2 C PB3 C PB4 C PB5 C PA7 C PA6 C PA5 C	1	18-Pin DIP/SOIC	18	PB0 XTAL1 XTAL2 V <sub>SS</sub> V <sub>CC</sub> PA0 PA1 PA2
PA5 🗖				PA2
PA4 🗆	9		10	PA3

Figure 3.	18-Pin	DIP/SOIC	Pin	Identification
-----------	--------	----------	-----	----------------

Pin #	Symbol	Function	Direction
1–5	PB1–PB5	Port B, Pins 1,2,3,4,5	Input/Output
6–9	PA7–PA4	Port A, Pins 7,6,5,4	Input/Output
10–13	PA3-PA0	Port A, Pins 3,2,1,0	Input/Output
14	V <sub>CC</sub>	Power Supply	
15	V <sub>SS</sub>	Ground	
16	XTAL2	Crystal Oscillator Clock	Output
17	XTAL1	Crystal Oscillator Clock	Input
18	PB0	Port B, Pin 0	Input/Output

#### Table 1. Standard Programming Mode





#### Table 2. EPROM Programming Mode

Pin #	Symbol	Function	Direction
1	PGM	Program Mode	Input
2–4	GND	Ground	
5	ADCLR/V <sub>PP</sub>	Clear Clock/Program Voltage	Input
6–9	D7-D4	Data 7,6,5,4	Input/Output
10–13	D3-D0	Data 3,2,1,0	Input/Output
14	V <sub>DD</sub>	Power Supply	
15	GND	Ground	
16	NC	No Connection	
17	XTAL1	1-MHz Clock	Input
18	ADCLK	Address Clock	Input

# PIN DESCRIPTION (Continued)

Figure 5.	20-Pin	SSOP	Pin	Identification
-----------	--------	------	-----	----------------

#### Table 3. Standard Programming Mode

Pin #	Symbol	Function	Direction
1–5	PB1–PB5	Port B, Pins 1,2,3,4,5	Input/Output
6	NC	No Connection	
7–10	PA7-PA4	Port A, Pins 7,6,5,4	Input/Output
11–14	PA3-PA0	Port A, Pins 3,2,1,0	Input/Output
15	NC	No Connection	
16	V <sub>CC</sub>	Power Supply	
17	V <sub>SS</sub>	Ground	
18	XTAL2	Crystal Oscillator Clock	Output
19	XTAL1	Crystal Oscillator Clock	Input
20	PB0	Port B, Pin 0	Input/Output






Figure 6. 20-Pin SSOP Pin Identification/EPROM Programming Mode

Pin #	Symbol	Function	Direction
1	PGM	Program Mode	Input
2–4	GND	Ground	
5	ADCLR/V <sub>PP</sub>	Clear Clock/Program Voltage	Input
6	NC	No Connection	
7–10	D7–D4	Data 7,6,5,4	Input/Output
11–14	D3–D0	Data 3,2,1,0	Input/Output
15	NC	No Connection	
16	V <sub>DD</sub>	Power Supply	
17	GND	Ground	
18	NC	No Connection	
19	XTAL1	1-MHz Clock	Input
20	ADCLK	Address Clock	Input

#### Table 4. EPROM Programming Mode

# ABSOLUTE MAXIMUM RATINGS

Parameter	Min	Max	Units	Note
Ambient Temperature under Bias	-40	+105	С	
Storage Temperature	-65	+150	С	
Voltage on any Pin with Respect to V <sub>SS</sub>	-0.6	+7	V	1
Voltage on $V_{DD}$ Pin with Respect to $V_{SS}$	-0.3	+7	V	
Voltage on PB5 Pin with Respect to V <sub>SS</sub>	-0.6	V <sub>DD</sub> +1	V	2
Total Power Dissipation		880	mW	
Maximum Allowable Current out of V <sub>SS</sub>		40	mA	3
Maximum Allowable Current into V <sub>DD</sub>		40	mA	3
Maximum Allowable Current into an Input Pin	-600	+600	μA	4
Maximum Allowable Current into an Open-Drain Pin	-600	+600	μA	5
Maximum Allowable Output Current Sunk by Any I/O Pin		25	mA	
Maximum Allowable Output Current Sourced by Any I/O Pin		25	mA	
Maximum Allowable Output Current Sunk by Port A		40	mA	3
Maximum Allowable Output Current Sourced by Port A		40	mA	3
Maximum Allowable Output Current Sunk by Port B		40	mA	3
Maximum Allowable Output Current Sourced by Port B		40	mA	3

#### Notes:

1. Applies to all pins except the PB5 pin and where otherwise noted.

2. There is no input protection diode from pin to  $V_{\mbox{\scriptsize DD}}.$ 

3. Peak Current. Do not exceed 25mA average current in either direction.

4. Excludes XTAL pins.

5. Device pin is not at an output Low state.

Stresses greater than those listed under Absolute Maximum Ratings can cause permanent damage to the device. This rating is a stress rating only. Functional operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for an extended period can affect device reliability. Total power dissipation should not exceed 880 mW for the package. Power dissipation is calculated as follows:

 $\begin{array}{l} \mbox{Total Power Dissipation} &= V_{DD} \; x \; [I_{DD} - (sum \; of \; I_{OH})] \\ &+ \; sum \; of \; [(V_{DD} - V_{OH}) \; x \; I_{OH}] \\ &+ \; sum \; of \; (V_{OL} \; x \; I_{OL}) \end{array}$ 

# STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to Ground. Positive current flows into the referenced pin (Figure 7).




Figure 7. Test Load Diagram

# CAPACITANCE

 $T_{\text{A}}$  = 25°C,  $V_{\text{CC}}$  = GND = 0V, f = 1.0 MHz, unmeasured pins returned to GND.

Parameter	Min	Max
Input capacitance	0	12 pF
Output capacitance	0	12 pF
I/O capacitance	0	12 pF

# **DC ELECTRICAL CHARACTERISTICS**

				to +70°C emperatures	Typical <sup>2</sup>			
Sym	Parameter	V <sub>CC</sub> <sup>1</sup>	Min	Max	@ 25°C	Units	Conditions	Notes
V <sub>CH</sub>	Clock Input High Voltage	3.0V	0.7V <sub>CC</sub>	V <sub>CC</sub> +0.3	1.3	V	Driven by External Clock Generator	
		5.5V	0.7V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.5	V	Driven by External Clock Generator	
V <sub>CL</sub>	Clock Input Low Voltage	3.0V	V <sub>SS</sub> -0.3	0.2V <sub>CC</sub>	0.7	V	Driven by External Clock Generator	
		5.5V	V <sub>SS</sub> -0.3	0.2V <sub>CC</sub>	1.5	V	Driven by External Clock Generator	
V <sub>IH</sub>	Input High Voltage	3.0V	0.7V <sub>CC</sub>	V <sub>CC</sub> +0.3	1.3	V		
		5.5V	0.7V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.5	V		
V <sub>IL</sub>	Input Low Voltage	3.0V	V <sub>SS</sub> -0.3	0.2V <sub>CC</sub>	0.7	V		
		5.5V	V <sub>SS</sub> 0.3	0.2V <sub>CC</sub>	1.5	V		
V <sub>OH</sub>	Output High Voltage	3.0V	V <sub>CC</sub> -0.4		3.1	V	I <sub>OH</sub> = -2.0 mA	
		5.5V	V <sub>CC</sub> -0.4		4.8	V	I <sub>OH</sub> = -2.0 mA	
V <sub>OL1</sub>	Output Low Voltage	3.0V		0.6	0.2	V	I <sub>OL</sub> = +4.0 mA	
		5.5V		0.4	0.1	V	I <sub>OL</sub> = +4.0 mA	
V <sub>OL2</sub>	Output Low Voltage	3.0V		1.2	0.5	V	I <sub>OL</sub> = +6 mA	
		5.5V		1.2	0.5	V	I <sub>OL</sub> = +12 mA	
VOFFSET	Comparator Input	3.0V		25.0	10.0	mV		
	Offset Voltage	5.5V		25.0	10.0	mV		
I <sub>IL</sub>	Input Leakage	3.0V	-1.0	2.0	0.064	μA	$V_{IN} = 0V, V_{CC}$	
		5.5V	-1.0	2.0	0.064	μA	$V_{IN} = 0V, V_{CC}$	
I <sub>OL</sub>	Output Leakage	3.0V	-1.0	2.0	0.114	μA	$V_{IN} = 0V, V_{CC}$	
		5.5V	-1.0	2.0	0.114	μA	$V_{IN} = 0V, V_{CC}$	
V <sub>ICR</sub>	Comparator Input	3.0V	V <sub>SS</sub> -0.3	V <sub>CC</sub> -1.0		V		3
	Common Mode Voltage Range	5.5V	V <sub>SS</sub> -0.3	V <sub>CC</sub> -1.0		V		3
R <sub>PB5</sub>	PB5 Pull-up Resistor	3.0V	100		200	kOhm		4
		5.5V	100		200			
V <sub>LV</sub>	V <sub>CC</sub> Low-Voltage Protection		2.45	2.85	2.60	V		

#### **Table 5. DC Electrical Characteristics**

Notes:

1. The V<sub>CC</sub> voltage specification of 3.0V guarantees 3.0V; the V<sub>CC</sub> voltage specification of 5.5V guarantees 5.0V ±0.5V. 2. Typical values are measured at V<sub>CC</sub> = 3.3V and V<sub>CC</sub> = 5.0V; V<sub>SS</sub> = 0V = GND.

3. For the analog comparator input when the analog comparator is enabled.

4. No protection diode is provided from the pin to V<sub>CC</sub>. External protection is recommended.

5. All outputs are unloaded and all inputs are at the  $V_{CC}$  or  $V_{SS}$  level.

6. CL1 = CL2 = 22 pF.

7. Same as note 5, except inputs are at  $V_{\mbox{\scriptsize CC}}.$ 

	T <sub>A</sub> = 0°C to +70°C Standard Temperatures										
Sym	Parameter	V <sub>CC</sub> <sup>1</sup>	Min	Max	Typical <sup>2</sup> @ 25°C		Conditions	Notes			
I <sub>CC</sub>	Supply Current	3.0V		2.5	2.0	mA	@ 10 MHz	5,6			
		5.5V		6.0	3.5	mA	@ 10 MHz	5,6			
I <sub>CC1</sub>	Standby Current	3.0V		2.0	1.0	mA	HALT mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 10 MHz	5,6			
		5.5V		4.0	2.5	mA	HALT mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 10 MHz	5,6			
I <sub>CC2</sub>	Standby Current			500	150	nA	STOP mode V <sub>IN</sub> = 0V, V <sub>CC</sub>	7			

#### Table 5. DC Electrical Characteristics (Continued)

#### Notes:

1. The V<sub>CC</sub> voltage specification of 3.0V guarantees 3.0V; the V<sub>CC</sub> voltage specification of 5.5V guarantees 5.0V  $\pm$ 0.5V. 2. Typical values are measured at V<sub>CC</sub> = 3.3V and V<sub>CC</sub> = 5.0V; V<sub>SS</sub> = 0V = GND. 3. For the analog comparator input when the analog comparator is enabled.

4. No protection diode is provided from the pin to V<sub>CC</sub>. External protection is recommended.

5. All outputs are unloaded and all inputs are at the  $V_{\text{CC}}$  or  $V_{\text{SS}}$  level.

6. CL1 = CL2 = 22 pF.

7. Same as note 5, except inputs are at  $V_{CC}$ .

# DC ELECTRICAL CHARACTERISTICS (Continued)

			T 400	0.4- 40590				
				C to +105°C emperatures				
			Extended I	emperatures	Typical <sup>2</sup>			
Sym	Parameter	V <sub>CC</sub> <sup>1</sup>	Min	Max	@ 25°C	Units	Conditions	Notes
V <sub>CH</sub>	Clock Input High Voltage	4.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.5	V	Driven by External Clock Generator	
		5.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.5	V	Driven by External Clock Generator	
V <sub>CL</sub>	Clock Input Low Voltage	4.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V	Driven by External Clock Generator	
		5.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V	Driven by External Clock Generator	
V <sub>IH</sub>	Input High Voltage	4.5V	0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.5	V		
			0.7 V <sub>CC</sub>	V <sub>CC</sub> +0.3	2.5	V		
V <sub>IL</sub>	Input Low Voltage	4.5V	V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V		
			V <sub>SS</sub> -0.3	0.2 V <sub>CC</sub>	1.5	V		
V <sub>OH</sub>	Output High	4.5V	V <sub>CC</sub> -0.4		4.8	V	I <sub>OH</sub> = -2.0 mA	
Voltage	Voltage	5.5V	V <sub>CC</sub> -0.4		4.8	V	$I_{OH} = -2.0 \text{ mA}$	
V <sub>OL1</sub>	Output Low			0.4	0.1	V	I <sub>OL</sub> = +4.0 mA	
	Voltage	5.5V		0.4	0.1	V	I <sub>OL</sub> = +4.0 mA	
V <sub>OL2</sub>	Output Low	4.5V		1.2	0.5	V	I <sub>OL</sub> = +12 mA	
	Voltage	5.5V		1.2	0.5	V	I <sub>OL</sub> = +12 mA	
V <sub>OFFSET</sub>	Comparator Input	4.5V		25.0	10.0	mV		
	Offset Voltage	5.5V		25.0	10.0	mV		
IIL	Input Leakage	4.5V	-1.0	2.0	<1.0	μA	$V_{IN} = 0V, V_{CC}$	
		5.5V	-1.0	2.0	<1.0	μA	$V_{IN} = 0V, V_{CC}$	
I <sub>OL</sub>	Output Leakage	4.5V	-1.0	2.0	<1.0	μA	$V_{IN} = 0V, V_{CC}$	
		5.5V	-1.0	2.0	<1.0	μA	$V_{IN} = 0V, V_{CC}$	
V <sub>ICR</sub>	Comparator Input	4.5V	0	V <sub>CC</sub> –1.5V		V		3
	Common Mode Voltage Range	5.5V	0	V <sub>CC</sub> –1.5V		V		3
R <sub>PB5</sub>	PB5 Pull-up	4.5V	100		200	kOhm		4
	Resistor	5.5V	100		200			
V <sub>LV</sub>	V <sub>CC</sub> Low-Voltage Protection		2.45	2.85	2.60	V		
I <sub>CC</sub>	Supply Current	4.5V		7.0	4.0	mA	@ 10 MHz	5,6
		5.5V		7.0	4.0	mA	@ 10 MHz	5,6

**Table 6. DC Electrical Characteristics** 

#### Notes:

1. The  $V_{CC}$  voltage specification of 4.5V and 5.5V guarantees 5.0V  $\pm 0.5V.$ 

2. Typical values are measured at  $V_{CC} = 5.0V$ ;  $V_{SS} = 0V = GND$ . 3. For analog comparator input when analog comparator is enabled.

4. No protection diode is provided from the pin to  $V_{CC}$ . External protection is recommended.

5. All outputs are unloaded and all inputs are at  $V_{CC}$  or  $V_{SS}$  level.

6. CL1 = CL2 = 22 pF.

7. Same as note 5, except inputs are at  $V_{\mbox{\scriptsize CC}}.$ 

		I		C to +105°C emperatures	Typical <sup>2</sup>			
Sym	Parameter	V <sub>CC</sub> <sup>1</sup>	Min	Max	@ 25°C	Units	Conditions	Notes
I <sub>CC1</sub>	Standby Current	4.5V	2.0	1.0	mA	HALT mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 10 MHz	5,6	
		5.5V		2.0	1.0	mA	HALT mode V <sub>IN</sub> = 0V, V <sub>CC</sub> @ 10 MHz	5,6
I <sub>CC2</sub>	Standby Current	4.5V		700	250	nA	STOP mode V <sub>IN</sub> = 0V,V <sub>CC</sub>	7
		5.5V		700	250	nA	STOP mode V <sub>IN</sub> = 0V,V <sub>CC</sub>	7

# Table 6 DC Electrical Characteristics (Continued)

#### Notes:

1. The V<sub>CC</sub> voltage specification of 4.5V and 5.5V guarantees 5.0V  $\pm$ 0.5V. 2. Typical values are measured at V<sub>CC</sub> = 5.0V; V<sub>SS</sub> = 0V = GND. 3. For analog comparator input when analog comparator is enabled.

4. No protection diode is provided from the pin to  $V_{CC}$ . External protection is recommended.

5. All outputs are unloaded and all inputs are at  $V_{CC}$  or  $V_{SS}$  level.

6. CL1 = CL2 = 22 pF.

7. Same as note 5, except inputs are at  $V_{CC}$ .

# **AC ELECTRICAL CHARACTERISTICS**




Figure 8. AC Electrical Timing Diagram

#### Table 7. Additional Timing

No			T <sub>A</sub> = 0°C to +70°C T <sub>A</sub> = −40°C to +105°C @ 10 MHz								
	Symbol	Parameter	V <sub>CC</sub> <sup>1</sup>	Min	Max	Units	Notes				
1	T <sub>P</sub> C	Input Clock Period	3.0V	100	DC	ns	2				
	-	-	5.5V	100	DC	ns	2				
2	2 T <sub>R</sub> C,T <sub>F</sub> C Clock Input I	Clock Input Rise and Fall Times	3.0V		15	ns	2				
		-	5.5V		15	ns	2				
3	T <sub>W</sub> C Input Clock Width	Input Clock Width	3.0V	50		ns	2				
		-	5.5V	50		ns	2				
4	T <sub>W</sub> IL	Int. Request Input Low Time	3.0V	70		ns	2				
		-	5.5V	70		ns	2				
5	T <sub>W</sub> IH	Int. Request Input High Time	3.0V	5TpC			2				
		-	5.5V	5TpC			2				
6	T <sub>WSM</sub>	STOP mode Recovery Width	3.0V	25		ns					
		Spec.	5.5V	25		ns					
7	T <sub>OST</sub>	Oscillator Start-Up Time	3.0V		5TpC						
		-	5.5V		5TpC						
8	T <sub>POR</sub>	Power-On Reset Time	3.0V	128 T <sub>P</sub> C + T <sub>OST</sub>							
		-	5.5V								

#### Notes:

1. The V<sub>DD</sub> voltage specification of 3.0V guarantees 3.0V. The V<sub>DD</sub> voltage specification of 5.5V guarantees 5.0V  $\pm$ 0.5V. 2. Timing Reference uses 0.7 V<sub>CC</sub> for a logical 1 and 0.2 V<sub>CC</sub> for a logical 0.

The device is based on the ZiLOG Z8Plus Core Architecture. This core is capable of addressing up to 64KB of program memory and 4 KB of RAM. Register RAM is accessed as either 8- or 16-bit registers using a combination of 4-, 8-, and 12-bit addressing modes. The architecture supports up to 15 vectored interrupts from external and internal sources. The processor decodes 44 CISC instructions using 6 addressing modes. See the <u>Z8Plus User's Manual</u> for more information.

#### RESET

This section describes the Z8Plus reset conditions, reset timing, and register initialization procedures. Reset is generated by the Voltage Brown-Out/Power-On Reset (VBO/POR), Watch-Dog Timer (WDT), and Stop-Mode Recovery (SMR).

A system reset overrides all other operating conditions and puts the Z8Plus device into a known state. To initialize the chip's internal logic, the POR device counts 64 internal clock cycles after the oscillator stabilizes. The control registers and ports are not reset to their default conditions after wakeup from a STOP mode or WDT time-out.

During **RESET**, the value of the program counter is 0020H. The I/O ports and control registers are configured to their default reset state. Resetting the device does not affect the contents of the general-purpose registers.

The **RESET** circuit initializes the control and peripheral registers, as shown in Table 8. Specific reset values are indicated by a 1 or a 0, while bits whose states are unchanged or unknown from Power-Up are indicated by the letter U.

Program execution starts 10 External Crystal (XTAL) clock cycles after the POR delay. The initial instruction fetch is from location 0020H. Figure 9 indicates reset timing.

After a reset, the first routine executed must be one that initializes the TCTLHI control register to the required system configuration This activity is followed by initialization of the remaining control registers.

					В	its				
Register (HEX)	Register Name	7	6	5	4	3	2	1	0	Comments
FF	Stack Pointer	0	0	U	U	U	U	U	U	Stack pointer is not affected by RESET.
FE	Reserved									
FD	Register Pointer	U	U	U	U	0	0	0	0	Register pointer is not affected by RESET.
FC	Flags	U	U	U	U	U	U	*	*	Only WDT & SMR flags are affected by RESET.
FB	Interrupt Mask	0	0	0	0	0	0	0	0	All interrupts masked by RESET.
FA	Interrupt Request	0	0	0	0	0	0	0	0	All interrupt requests cleared by RESET.
F9–F0	Reserved									
EF–E0	Virtual Copy									Virtual copy of the current working register set.
DF-D8	Reserved									
D7	Port B Special Function	0	0	0	0	0	0	0	0	Deactivates all port special functions after RESET.
D6	Port B Directional Control	0	0	0	0	0	0	0	0	Defines all bits as inputs in PortB after RESET.
D5	Port B Output	U	U	U	U	U	U	U	U	Output register not affected by RESET.
Note: *The SMR	and WDT flags are se	t to in	ndica	te the	e sou	rce of	the F	RESE	Ŧ.	

#### Table 8. Control and Peripheral Registers\*

#### Z8PE003 Z8Plus OTP Microcontroller

# **RESET** (Continued)

					Bi	its				
Register (HEX)	Register Name	7	6	5	4	3	2	1	0	Comments
D4	Port B Input	U	U	U	U	U	U	U	U	Current sample of the input pin following RESET.
D3	Port A Special Function	0	0	0	0	0	0	0	0	Deactivates all port special functions after RESET.
D2	Port A Directional Control	0	0	0	0	0	0	0	0	Defines all bits as inputs in PortA after RESET.
D1	Port A Output	U	U	U	U	U	U	U	U	Output register not affected by RESET
D0	Port A Input	U	U	U	U	U	U	U	U	Current sample of the input pin following RESET.
CF	Reserved									
CE	Reserved									
CD	T1VAL	U	U	U	U	U	U	U	U	
CC	T0VAL	U	U	U	U	U	U	U	U	
СВ	T3VAL	U	U	U	U	U	U	U	U	
CA	T2VAL	U	U	U	U	U	U	U	U	
C9	T3AR	U	U	U	U	U	U	U	U	
C8	T2AR	U	U	U	U	U	U	U	U	
C7	T1ARHI	U	U	U	U	U	U	U	U	
C6	T0ARHI	U	U	U	U	U	U	U	U	
C5	T1ARLO	U	U	U	U	U	U	U	U	
C4	T0ARLO	U	U	U	U	U	U	U	U	
C3	WDTHI	1	1	1	1	1	1	1	1	
C2	WDTLO	1	1	1	1	1	1	1	1	
C1	TCTLHI	1	1	1	1	1	0	0	0	WDT enabled in HALT mode, WDT time-out at maximum value, STOP mode disabled.
C0	TCTLLO	0	0	0	0	0	0	0	0	All standard timers are disabled.
Note: *The SMR	and WDT flags are se	et to ir	ndica	te the	e soui	rce of	the F	RESE	Ŧ.	

#### Table 9. Flag Register Bit D1, D0

D1	D0	Reset Source	
0	0	V <sub>BO</sub> /POR	
0	1	SMR Recovery	
1	0	WDT Reset	
1	1	Reserved	




Figure 10. Reset Circuitry with POR, WDT,  $\mathrm{V}_{\mathrm{BO}}$ , and SMR

# **INTERRUPT SOURCES**

Table 10 presents the interrupt types, sources, and vectors available in the Z8Plus. Other processors from the Z8Plus family may define the interrupts differently.

Name	Sources	Vector Location	Comments	Fixed Priority
IREQ <sub>0</sub>	Timer0 Time-out	2,3	Internal	1 (Highest)
IREQ <sub>1</sub>	PB4 High-to-Low Transition	4,5	External (PB4), Edge Triggered	2
IREQ <sub>2</sub>	Timer1 Time-out	6,7	Internal	3
IREQ <sub>3</sub>	PB2 High-to-Low Transition	8,9	External (PB2), Edge Triggered	4
IREQ <sub>4</sub>	PB4 Low-to-High Transition	A,B	External (PB4), Edge Triggered	5
IREQ <sub>5</sub>	Timer2 Time-out	C,D	Internal	6 (Lowest)
IREQ <sub>6</sub> –IREQ <sub>15</sub>	Reserved		Reserved for future expansion	

#### Table 10. Interrupt Types, Sources, and Vectors

#### **External Interrupt Sources**

External sources can be generated by a transition on the corresponding Port pin. The interrupt may detect a rising edge, a falling edge, or both.

**Notes:** The interrupt sources and trigger conditions are device dependent. See the device product specification to determine available sources (internal and external), triggering edge options, and exact programming details.

Although interrupts are edge triggered, minimum interrupt request Low and High times must be observed for proper operation. See the device product specification for exact timing requirements on external interrupt requests ( $T_WIL$ ,  $T_WIH$ ).

# **Internal Interrupt Sources**

Internal interrupt sources and trigger conditions are device dependent. On-chip peripherals may set interrupt under various conditions. Some peripherals always set their corresponding IREQ bit while others must be specifically configured to do so.

See the device product specification to determine available sources, triggering edge options, and exact programming

details. For more details on the interrupt sources, refer to the chapters describing the timers, comparators, I/O ports, and other peripherals.

#### Interrupt Mask Register (IMASK) Initialization

The IMASK register individually or globally enables or disables the interrupts (Table 11). When bits 0 through 5 are set to 1, the corresponding interrupt requests are enabled. Bit 7 is the master enable bit and must be set before any of the individual interrupt requests can be recognized. Resetting bit 7 disables all the interrupt requests. Bit 7 is set and reset by the EI and DI instructions. It is automatically set to 0 during an interrupt service routine and set to 1 following the execution of an Interrupt Return (IRET) instruction. The IMASK registers are reset to 00h, disabling all interrupts.

**Notes:** It is not good programming practice to directly assign a value to the master enable bit. A value change should always be accomplished by issuing the EI and DI instructions.

Care should be taken not to set or clear IMASK bits while the master enable is set.

#### Table 11. Interrupt Mask Register—IMASK (FBh)

Bit	7	6	5	4	3	2	1	0		
R/W	R/W R/W R/W R/W R/W R/W R/W R/W									
Reset	0	0	0	0	0	0	0	0		
	R = Read W = Write X = Indeterminate U = Undefined/ Undetermined									

Bit Position	R/W	Value	Description
7		0	Disables Interrupts
		1	Enables Interrupts
6		0	Reserved, must be 0
5		0	Disables IRQ5
		1	Enables IRQ5
4		0	Disables IRQ4
		1	Enables IRQ4
3		0	Disables IRQ3
		1	Enables IRQ3
2		0	Disables IRQ2
		1	Enables IRQ2
1		0	Disables IRQ1
		1	Enables IRQ1
0		0	Disables IRQ0
		1	Enables IRQ0

#### Z8PE003 Z8Plus OTP Microcontroller

#### Interrupt Request (IREQ) Register Initialization

IREQ (Table 12) is a register that stores the interrupt requests for both vectored and polled interrupts. When an interrupt is issued, the corresponding bit position in the register is set to 1. Bits 0 to 5 are assigned to interrupt requests IREQ0 to IREQ5, respectively.

Whenever RESET is executed, the IREQ resistor is set to 00h.

#### Table 12. Interrupt Request Register-IREQ (FAh)

R/W R/W R/W R/W R/W R/W R/W R/W	0	1	2	3	4	5	6	7	Bit
	V R/W	R/W							
Reset 0 0 0 0 0 0 0	0	0	0	0	0	0	0	0	Reset

R = Read W = Write X = Indeterminate U = Undefined/ Undetermined

Bit Position	R/W	Value	Description
7	R/W	0	Reserved, must be 0
6	R/W	0	Reserved, must be 0
5	R/W	0	IRQ5 reset
		1	IRQ5 set
4	R/W	0	IRQ4 reset
		1	IRQ4 set
3	R/W	0	IRQ3 reset
		1	IRQ3 set
2	R/W	0	IRQ2 reset
		1	IRQ2 set
1	R/W	0	IRQ1 reset
		1	IRQ1 set
0	R/W	0	IRQ0 reset
		1	IRQ0 set

# **IREQ SOFTWARE INTERRUPT GENERATION**

IREQ can be used to generate software interrupts by specifying IREQ as the destination of any instruction referencing the Z8Plus Standard Register File. These software interrupts (SWI) are controlled in the same manner as hardware generated requests. In other words, the IMASK controls the enabling of each SWI.

To generate a SWI, the request bit in IREQ is set by the following statement:

OR IREQ, #NUMBER

The immediate data variable, NUMBER, has a 1 in the bit position corresponding to the required level of SWI. For example, an SWI must be issued when an IREQ5 occurs. Bit 5 of NUMBER must have a value of 1.

OR IREQ, #0010000B

If the interrupt system is globally enabled, IREQ5 is enabled, and there are no higher priority requests pending, control is transferred to the service routine pointed to by the IREQ5 vector.

**Note:** Software may modify the IREQ register at any time. Care should be taken when using any instruction that modifies the IREQ register while interrupt sources are active. The software writeback always takes precedence over the hardware. If a software writeback takes place on the same cycle as an interrupt source tries to set an IREQ bit, the new interrupt is lost.

# **Nesting of Vectored Interrupts**

Nesting vectored interrupts allows higher priority requests to interrupt a lower priority request. To initiate vectored interrupt nesting, perform the following steps during the interrupt service routine:

- PUSH the old IMASK on the stack
- Load IMASK with a new mask to disable lower priority interrupts
- Execute an El instruction
- Proceed with interrupt processing
- Execute a DI instruction after processing is complete
- Restore the IMASK to its original value by POPing the previous mask from the stack
- Execute IRET

Depending on the application, some simplification of the above procedure may be possible.

# **RESET Conditions**

The IMASK and IREQ registers initialize to 00h on RESET.

#### **PROGRAMMABLE OPTIONS**

**EPROM Protect.** When selecting the DISABLE EPROM PROTECT/ENABLE TESTMODE option, the user can read the software code in the program memory. ZiLOG's internal factory test mode, or any of the standard test mode methods, are useful for reading or verifying the code in the microcontroller when using an EPROM programmer. If the user should select the ENABLE EPROM PROTECT/DIS-ABLE TESTMODE option, it is not possible to read the code using a tester, programmer, or any other standard method. As a result, ZiLOG is unable to test the EPROM memory at any time after customer delivery. This option bit only affects the user's ability to read the code and has no effect on the operation of the part in an application. ZiLOG tests the EPROM memory before customer delivery whether or not the ENABLE EPROM PRO-TECT/DISABLE TESTMODE option is selected; ZiLOG provides a standard warranty for the part.

**System Clock Source**. When selecting the RC OSCILLA-TOR ENABLE option, the oscillator circuit on the microcontroller is configured to work with an external RC circuit. When selecting the Crystal/Other Clock Source option, the oscillator circuit is configured to work with an external crystal, ceramic resonator, or LC oscillator.


# WATCH-DOG TIMER

The Watch-Dog Timer (WDT) is a retriggerable one-shot 16-bit timer that resets the device if it reaches its terminal count. The WDT is driven by the XTAL2 clock pin. To provide the longer time-out periods required in applications, the watch-dog timer is only updated every 64th clock cycle. When operating in the RUN or HALT modes, a WDT timeout reset is functionally equivalent to an interrupt vectoring the PC to 0020H, and setting the WDT flag to 1. Coming out of **RESET**, the WDT is fully enabled with its time-out value set at minimum, unless otherwise programmed during the first instruction. Subsequent executions of the WDT instruction reinitialize the watch-dog timer registers (C2h and C3h) to their initial values as defined by bits D6, D5, and D4 of the TCTLHI register. The WDT cannot be disabled except on the first cycle after **RESET** and when the device enters STOP mode.

The WDT instruction should be executed often enough to provide some margin of time to allow the WDT registers to approach 0. Because the WDT time-out periods are relatively long, a WDT  $\overrightarrow{\text{RESET}}$  occurs in the unlikely event that the WDT times out on exactly the same cycle that the WDT instruction is executed.

**RESET** clears both the WDT and SMR flags. A WDT timeout sets the WDT flag, and the STOP instruction sets the SMR flag. This function enables software to determine whether a WDT time-out or a return from STOP mode occurred. Reading the WDT and SMR flags does not reset the flag to 0; therefore, the user must clear the flag via software.

**Note:** Failure to clear the SMR flag can result in unexpected behavior.



#### Figure 11. TCTLHI Register for Control of WDT

Note: The WDT can only be disabled via software if the first instruction out of the RESET performs this function. Logic within the device detects that it is in the process of executing the first instruction after the processor leaves RE-SET. During the execution of this instruction, the upper five bits of the TCTLHI register can be written. After this first instruction, hardware does not allow the upper five bits of this register to be written.

The TCTLHI bits for control of the WDT are described below:

WDT Time Select (D6, D5, D4). Bits 6, 5, and 4 determine the time-out period. Table 13 indicates the range of timeout values that can be obtained. The default values of D6, D5, and D4 are 001, which sets the WDT to its minimum time-out period when coming out of **RESET**.

WDT During HALT (D7). This bit determines whether or not the WDT is active during HALT mode. A 1 indicates active during HALT mode. A 0 prevents the WDT from resetting the part while halted. Coming out of RESET, the WDT is enabled during HALT mode.

**STOP MODE (D3).** Coming out of RESET, the device STOP mode is disabled. If an application requires use of STOP mode, bit D3 must be cleared immediately at leaving **RESET**. If bit D3 is set, the STOP instruction executes as a NOP. If bit D3 is cleared, the STOP instruction enters STOP mode.

Bits 2, 1 and 0. These bits are reserved and must be 0.

D5	D4	Crystal Clocks* to Timeout	Time-Out Using a 10-MHz Crysta
0	0	Disabled	Disabled
0	1	65,536 TpC	6.55 ms
1	0	131,072 TpC	13.11 ms
1	1	262,144 TpC	26.21 ms
0	0	524,288 TpC	52.43 ms

Table	13.	WDT	Time-Out

D6	D5	D4	to Timeout	a 10-MHz Crystal
0	0	0	Disabled	Disabled
0	0	1	65,536 TpC	6.55 ms
0	1	0	131,072 TpC	13.11 ms
0	1	1	262,144 TpC	26.21 ms
1	0	0	524,288 TpC	52.43 ms
1	0	1	1,048,576 TpC	104.86 ms
1	1	0	2,097,152 TpC	209.72 ms
1	1	1	8,388,608 TpC	838.86 ms
Not	<b>e:</b> *Tp	C is an	XTAL clock cycle. Th	e default at reset is 001.

# **POWER-DOWN MODES**

In addition to the standard RUN mode, the Z8Plus MCU supports two Power-Down modes to minimize device current consumption. The two modes supported are HALT and STOP.

# HALT MODE OPERATION

The HALT mode suspends instruction execution and turns off the internal CPU clock. The on-chip oscillator circuit remains active so the internal clock continues to run and is applied to the timers and interrupt logic.

To enter HALT mode, the device only requires a HALT instruction. It is not necessary to execute a NOP instruction immediately before the HALT instruction.

7F HALT ; enter HALT mode HALT mode can be exited by servicing an external or internal interrupt. The first instruction executed is the interrupt service routine. At completion of the interrupt service routine, the user program continues from the instruction after the HALT instruction.

The HALT mode can also be exited via a **RESET** activation or a Watch-Dog Timer (WDT) time-out. In these cases, program execution restarts at 0020H, the reset restart address.

The STOP mode provides the lowest possible device standby current. This instruction turns off the on-chip oscillator and internal system clock.

To enter the STOP mode, the Z8Plus only requires a STOP instruction. It is *not* necessary to execute a NOP instruction immediately before the STOP instruction.

6F STOP ;enter STOP mode

The STOP mode is exited by any one of the following resets: POR or a Stop-Mode Recovery source. At reset generation, the processor always restarts the application program at address 0020H, and the STOP mode flag is set. Reading the STOP mode flag does not clear it. The user must clear the STOP mode flag with software.

**Note:** Failure to clear the STOP mode flag can result in undefined behavior.

The Z8Plus provides a dedicated Stop-Mode Recovery (SMR) circuit. In this case, a low-level applied to input pin

(SMR) circuit. In this case, a low-level applied to input pin PB0 (I/O Port B, bit 0) triggers an SMR. To use this mode, pin PB0 must be configured as an input and the special function selected before the STOP mode is entered. The Low level on PB0 must be held for a minimum pulse width  $T_{WSM}$ . Program execution starts at address 20h, after the POR delay.

**Notes:** 1. The PB0 input, when used for Stop-Mode Recovery, does not initialize the control registers.

The STOP mode current  $(I_{CC2})$  is minimized when:

- V<sub>CC</sub> is at the low end of the device's operating range
- Output current sourcing is minimized
- All inputs (digital and analog) are at the Low or High rail voltages
- 2. For detailed information about flag settings, see the Z8Plus User's Manual.

# CLOCK

The Z8Plus MCU derives its timing from on-board clock circuitry connected to pins XTAL1 and XTAL2. The clock circuitry consists of an oscillator, a glitch filter, and a divide-by-two shaping circuit. Figure 12 illustrates the clock circuitry. The oscillator's input is XTAL1 and its output is XTAL2. The clock can be driven by a crystal, a ceramic resonator, LC clock, or an external clock source.

By selecting the RC OSCILLATOR option in the graphical user interface (GUI), the circuit may instead be driven by an external Resistor and Capacitor (RC) oscillator. Figure 13 illustrates this configuration. This design is limited to no more than 4 MHz to restrict EMI noise.

**Note:** The reduced drive strength of this configuration also allows the clock circuit to use a micropower-type crystal (also known as a tuning fork) without reduction resistors.




Figure 12. Clock Circuit




Figure 13. Z8Plus in RC Oscillator Mode

# **OSCILLATOR OPERATION**

The Z8Plus MCU uses a Pierce oscillator with an internal feedback resistor (Figure 14). The advantages of this circuit are low-cost, large output signal, low-power level in the crystal, stability with respect to  $V_{CC}$  and temperature, and low impedances (not disturbed by stray effects).




Figure 14. Pierce Oscillator with Internal Feedback Circuit

One drawback to the Pierce oscillator is the requirement for high gain in the amplifier to compensate for feedback path losses. The oscillator amplifies its own noise at start-up until it settles at the frequency that satisfies the gain/phase requirements. A  $\times$  B = 1; where A = VO/VI is the gain of the amplifier, and B = VI/VO is the gain of the feedback element. The total phase shift around the loop is forced to 0 (360 degrees). V<sub>IN</sub> must be in phase with itself; therefore, the amplifier/inverter provides a 180-degree phase shift, and the feedback element is forced to provide the other 180-degree phase shift.

R1 is a resistive component placed from output to input of the amplifier. The purpose of this feedback is to bias the amplifier in its linear region and provide the start-up transition.

Capacitor C2, combined with the amplifier output resistance, provides a small phase shift. It also provides some attenuation of overtones.

Capacitor  $C_1$ , combined with the crystal resistance, provides an additional phase shift.

Start-up time may be affected if  $C_1$  and  $C_2$  are increased dramatically in size. As  $C_1$  and  $C_2$  increase, the start-up time increases until the oscillator reaches a point where it ceases to operate.

For fast and reliable oscillator start-up over the manufacturing process range, the load capacitors should be sized as low as possible without resulting in overtone operation.

#### Layout

Traces connecting crystal, caps, and the Z8Plus oscillator pins should be as short and wide as possible to reduce parasitic inductance and resistance. The components (caps, the crystal, and resistors) should be placed as close as possible to the oscillator pins of the Z8Plus.

The traces from the oscillator pins of the integrated circuit (IC) and the ground side of the lead caps should be guarded from all other traces (clock,  $V_{CC}$ , address/data lines, and system ground) to reduce cross talk and noise injection. Guarding is usually accomplished by keeping other traces and system ground trace planes away from the oscillator circuit, and by placing a Z8Plus device  $V_{SS}$  ground ring around the traces/components. The ground side of the oscillator lead caps should be connected to a single trace to the Z8Plus device  $V_{SS}$  (GND) pin. It should not be shared with any other system-ground trace or components except at the Z8Plus device  $V_{SS}$  pin. The objective is to prevent differential system ground noise injection into the oscillator (Figure 15).

# Indications of an Unreliable Design

There are two major indicators that are used in working designs to determine their reliability over full lot and temperature variations. They are:

**Start-Up Time.** If start-up time is excessive, or varies widely from unit to unit, there is probably a gain problem. To fix the problem, the  $C_1$  and  $C_2$  capacitors require reduction. The amplifier gain is either not adequate at frequency, or the crystal R's are too large.

**Output Level.** The signal at the amplifier output should swing from ground to  $V_{CC}$  to indicate adequate gain in the amplifier. As the oscillator starts up, the signal amplitude grows until clipping occurs. At that point, the loop gain is effectively reduced to unity, and constant oscillation is achieved. A signal of less than 2.5 volts peak-to-peak is an indication that low gain can be a problem. Either C<sub>1</sub> or C<sub>2</sub> should be made smaller, or a low-resistance crystal should be used.