

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









12 K-Channel Digital Switch with High Jitter Tolerance, Per Stream Rate Conversion (2, 4, 8, 16, or 32 Mbps), and 48 Inputs and 48 Outputs

Data Sheet

Features

12,288-channel x 12,288-channel non-blocking unidirectional switching. The Backplane and Local inputs and outputs can be combined to form a non-blocking switching matrix with 48 input streams and 48 output streams

- 8,192-channel x 4,096-channel non-blocking Backplane input to Local output stream switch
- 4,096-channel x 8,192-channel non-blocking Local input to Backplane output stream switch
- 8,192-channel x 8,192-channel non-blocking Backplane input to Backplane output switch
- 4,096-channel x 4,096-channel non-blocking Local input to Local output stream switch
- Rate conversion on all data paths, Backplane-to-Local, Local-to-Backplane, Backplane-to-Backplane and Local-to-Local streams
- Backplane port accepts 32 input and 32 output ST-BUS streams with data rates of 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps in any combination, or a fixed allocation of 16 input and 16 output streams at 32.768 Mbps
- Local port accepts 16 input and 16 output ST-BUS streams with data rates of 2.048 Mbps.

January 2006

Ordering Information

ZL50057GAC 272-Ball PBGA Trays ZL50058GAC 256 Ball PBGA Trays ZL50058GAG2 256 Ball PBGA** Trays

**Pb Free Tin/Silver/Copper

-40°C to +85°C

4.096 Mbps, 8.192 Mbps or 16.384 Mbps in any combination, or a fixed allocation of 8 input and 8 output streams at 32.768 Mbps

- Exceptional input clock jitter tolerance (17 ns for 16 Mbps or lower data rates, 14 ns for 32 Mbps)
- Per-stream channel and bit delay for Local and Backplane input streams
- Per-stream advancement for Local and Backplane output streams
- Constant 2-frame throughput delay for frame integrity
- Per-channel high impedance output control for Local and Backplane streams
- Per-channel driven-high output control for Local and Backplane streams




Figure 1 - ZL50057/8 Functional Block Diagram

- · High impedance-control outputs for external drivers on Local and Backplane ports
- · Per-channel message mode for Local and Backplane output streams
- Connection memory block programming for fast device initialization
- · BER testing for Local and Backplane ports
- Automatic selection between ST-BUS and GCI-Bus operation
- Non-multiplexed Motorola microprocessor interface
- Conforms to the mandatory requirements of the IEEE-1149.1 (JTAG) standard
- · Memory Built-In-Self-Test (BIST), controlled via microprocessor register
- 1.8 V core supply voltage
- 3.3V I/O supply voltage
- 5 V tolerant inputs, outputs and I/Os
- ZL50057 is pin-to-pin compatible with Zarlink's MT90870 device ¹

Note 1: For software compatibility between ZL50057 and MT90870, please refer to Section 2.6.

Applications

- Central Office Switches (Class 5)
- · Media Gateways
- · Class-independent switches
- Access Concentrators
- · Scalable TDM-Based Architectures
- Digital Loop Carriers

Device Overview

The ZL50057 and ZL50058 are two different packages of the same device. The ZL50057/8 has two data ports, the Backplane and the Local port. The Backplane port has two independent modes of operation, either 32 input and 32 output streams operated at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps, in any combination, or 16 input and 16 output streams operated at 32.768 Mbps. The Local port has two independent modes of operation, either 16 input and 16 output streams operated at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps, in any combination, or 8 input and 8 output streams operated at 32.768 Mbps.

The ZL50057/8 contains two data memory blocks (Backplane and Local) to provide the following switching path configurations:

- Input-to-Output Unidirectional, supporting 12 K x 12 K switching
- Backplane-to-Local Bi-directional, supporting 8 K x 4 K data switching,
- Local-to-Backplane Bi-directional, supporting 4 K x 8 K data switching,
- Backplane-to-Backplane Bi-directional, supporting 8 K x 8 K data switching.
- Local-to-Local Bi-directional, supporting 4 K x 4 K data switching.

The device contains two connection memory blocks, one for the Backplane output and one for the Local output. Data to be output on the serial streams may come from either of the data memories (Connection Mode) or directly from the connection memory contents (Message Mode).

In Connection Mode, the contents of the connection memory define, for each output stream and channel, the source stream and channel (stored in data memory) to be switched.

In Message Mode, microprocessor data can be written to the connection memory for broadcast on the output streams on a per channel basis. This feature is useful for transferring control and status information to external circuits or other ST-BUS devices.

The device uses a master frame pulse ($\overline{\text{FP8i}}$) and master clock ($\overline{\text{C8i}}$) to define the input frame boundary and timing for both the Backplane port and the Local port. The device will automatically detect whether an ST-BUS or a GCI-Bus style frame pulse is being used. There is a two-frame delay from the time $\overline{\text{RESET}}$ is de-asserted to the establishment of full switch functionality. During this period, the input frame pulse format is determined before switching begins.

The device provides $\overline{\text{FP8o}}$, $\overline{\text{FP16o}}$, $\overline{\text{C8o}}$ and $\overline{\text{C16o}}$ outputs to support external devices connected to the outputs of the Backplane and Local ports.

A non-multiplexed Motorola microprocessor port allows programming of the various device operation modes and switching configurations. The microprocessor port provides access for Register read/write, Connection Memory read/write and Data Memory read-only operations. The port has a 15-bit address bus, 16-bit data bus and 4 control signals. The microprocessor may monitor channel data in the Backplane and Local data memories.

The mandatory requirements of the IEEE-1149.1 (JTAG) standard are fully supported via a dedicated test port.

The ZL50057 and ZL50058 are each available in one package:

- ZL50057: a 27 mm x 27 mm body, 1.27mm ball-pitch, 272-PBGA.
- ZL50058: a 17 mm x 17 mm body, 1mm ball-pitch, 256-PBGA.

Table of Contents

1.0 Unidirectional and bi-directional Switching Applications	2 1
1.1 Flexible Configuration	
1.1.1 Non-Blocking Unidirectional Configuration (Typical System Configuration)	
1.1.2 Non-Blocking bi-directional Configuration	
1.1.3 Blocking bi-directional Configuration	
2.0 Functional Description	23
2.1 Switching Configuration	
2.1.1 Unidirectional Switch	
2.1.2 Backplane-to-Local Path	
2.1.3 Local-to-Backplane Path	
2.1.4 Backplane-to-Backplane Path	
2.1.5 Local-to-Local Path	
2.1.6 Port Data Rate Modes and Selection	
2.1.7 Local Port Rate Selection	
2.1.7.1 Local Input Port	
2.1.7.2 Local Output Port	
2.1.8 Backplane Port Rate Selection	
2.1.8.1 Backplane Input Port	
2.1.8.2 Backplane Output Port	
2.2 Frame Pulse Input and Master Input Clock Timing	
2.3 Input Frame Pulse and Generated Frame Pulse Alignment	28
2.4 Jitter Tolerance Improvement Circuit - Frame Boundary Discriminator	
2.5 Input Clock Jitter Tolerance	29
2.6 Backward Compatibility with MT90870	29
3.0 Input and Output Offset Programming	29
3.1 Input Offsets	
3.1.1 Input Channel Delay Programming (Backplane and Local Input Streams)	30
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams)	
	30
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams)	30
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams)	30
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams)	30 32 33
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams)	3032333434
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams). 3.2 Output Advancement Programming (Backplane and Local Output Streams). 4.0 Port High Impedance Control. 4.1 LORS Asserted LOW, Non-32Mbps Mode. 4.2 LORS Asserted LOW, 32Mbps Mode.	30 32 34 38 41
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams). 3.2 Output Advancement Programming (Backplane and Local Output Streams). 4.0 Port High Impedance Control. 4.1 LORS Asserted LOW, Non-32Mbps Mode. 4.2 LORS Asserted LOW, 32Mbps Mode. 4.3 LORS Asserted HIGH. 4.4 BORS Asserted LOW, Non-32Mbps Mode. 4.5 BORS Asserted LOW, 32Mbps Mode.	32 33 34 38 41 42
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams). 3.2 Output Advancement Programming (Backplane and Local Output Streams). 4.0 Port High Impedance Control. 4.1 LORS Asserted LOW, Non-32Mbps Mode. 4.2 LORS Asserted LOW, 32Mbps Mode. 4.3 LORS Asserted HIGH. 4.4 BORS Asserted LOW, Non-32Mbps Mode.	32 33 34 38 41 42
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams). 3.2 Output Advancement Programming (Backplane and Local Output Streams). 4.0 Port High Impedance Control. 4.1 LORS Asserted LOW, Non-32Mbps Mode. 4.2 LORS Asserted LOW, 32Mbps Mode. 4.3 LORS Asserted HIGH. 4.4 BORS Asserted LOW, Non-32Mbps Mode. 4.5 BORS Asserted LOW, 32Mbps Mode.	
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams). 3.2 Output Advancement Programming (Backplane and Local Output Streams). 4.0 Port High Impedance Control. 4.1 LORS Asserted LOW, Non-32Mbps Mode. 4.2 LORS Asserted LOW, 32Mbps Mode. 4.3 LORS Asserted HIGH. 4.4 BORS Asserted LOW, Non-32Mbps Mode. 4.5 BORS Asserted LOW, 32Mbps Mode. 4.6 BORS Asserted HIGH. 5.0 Data Delay Through the Switching Paths	30 32 33 34 38 41 42 46 49
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams). 3.2 Output Advancement Programming (Backplane and Local Output Streams). 4.0 Port High Impedance Control. 4.1 LORS Asserted LOW, Non-32Mbps Mode. 4.2 LORS Asserted LOW, 32Mbps Mode. 4.3 LORS Asserted HIGH. 4.4 BORS Asserted LOW, Non-32Mbps Mode. 4.5 BORS Asserted LOW, 32Mbps Mode. 4.6 BORS Asserted HIGH. 5.0 Data Delay Through the Switching Paths.	
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams). 3.2 Output Advancement Programming (Backplane and Local Output Streams). 4.0 Port High Impedance Control. 4.1 LORS Asserted LOW, Non-32Mbps Mode. 4.2 LORS Asserted LOW, 32Mbps Mode. 4.3 LORS Asserted HIGH. 4.4 BORS Asserted LOW, Non-32Mbps Mode. 4.5 BORS Asserted LOW, 32Mbps Mode. 4.6 BORS Asserted HIGH. 5.0 Data Delay Through the Switching Paths. 6.0 Bit Error Rate Test. 7.0 Microprocessor Port.	30 32 33 34 38 41 42 46 49 50
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams). 3.2 Output Advancement Programming (Backplane and Local Output Streams). 4.0 Port High Impedance Control. 4.1 LORS Asserted LOW, Non-32Mbps Mode. 4.2 LORS Asserted LOW, 32Mbps Mode. 4.3 LORS Asserted HIGH. 4.4 BORS Asserted LOW, Non-32Mbps Mode. 4.5 BORS Asserted LOW, 32Mbps Mode. 4.6 BORS Asserted HIGH. 5.0 Data Delay Through the Switching Paths. 6.0 Bit Error Rate Test. 7.0 Microprocessor Port. 8.0 Device Power-up, Initialization and Reset.	30 32 33 34 38 41 42 46 49 50 53
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams). 3.2 Output Advancement Programming (Backplane and Local Output Streams). 4.0 Port High Impedance Control. 4.1 LORS Asserted LOW, Non-32Mbps Mode. 4.2 LORS Asserted LOW, 32Mbps Mode. 4.3 LORS Asserted HIGH. 4.4 BORS Asserted LOW, Non-32Mbps Mode. 4.5 BORS Asserted LOW, 32Mbps Mode. 4.6 BORS Asserted HIGH. 5.0 Data Delay Through the Switching Paths. 6.0 Bit Error Rate Test. 7.0 Microprocessor Port. 8.0 Device Power-up, Initialization and Reset. 8.1 Power-Up Sequence.	30 32 33 34 34 41 42 46 50 50 54
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams) 3.2 Output Advancement Programming (Backplane and Local Output Streams) 4.0 Port High Impedance Control 4.1 LORS Asserted LOW, Non-32Mbps Mode 4.2 LORS Asserted LOW, 32Mbps Mode 4.3 LORS Asserted HIGH 4.4 BORS Asserted LOW, Non-32Mbps Mode 4.5 BORS Asserted LOW, 32Mbps Mode 4.6 BORS Asserted HIGH 5.0 Data Delay Through the Switching Paths 6.0 Bit Error Rate Test 7.0 Microprocessor Port 8.0 Device Power-up, Initialization and Reset 8.1 Power-Up Sequence 8.2 Initialization	30 32 33 34 34 41 42 46 49 50 51 54 54
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams) 3.2 Output Advancement Programming (Backplane and Local Output Streams) 4.0 Port High Impedance Control 4.1 LORS Asserted LOW, Non-32Mbps Mode 4.2 LORS Asserted LOW, 32Mbps Mode 4.3 LORS Asserted HIGH 4.4 BORS Asserted LOW, Non-32Mbps Mode 4.5 BORS Asserted LOW, 32Mbps Mode 4.6 BORS Asserted HIGH 5.0 Data Delay Through the Switching Paths 6.0 Bit Error Rate Test 7.0 Microprocessor Port 8.0 Device Power-up, Initialization and Reset 8.1 Power-Up Sequence 8.2 Initialization 8.3 Reset	30 32 33 34 38 41 42 46 49 50 53 54 54 54
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams) 3.2 Output Advancement Programming (Backplane and Local Output Streams) 4.0 Port High Impedance Control 4.1 LORS Asserted LOW, Non-32Mbps Mode 4.2 LORS Asserted LOW, 32Mbps Mode 4.3 LORS Asserted HIGH 4.4 BORS Asserted LOW, Non-32Mbps Mode 4.5 BORS Asserted LOW, 32Mbps Mode 4.6 BORS Asserted HIGH 5.0 Data Delay Through the Switching Paths 6.0 Bit Error Rate Test 7.0 Microprocessor Port 8.0 Device Power-up, Initialization and Reset 8.1 Power-Up Sequence 8.2 Initialization 8.3 Reset 9.0 Connection Memory	30 32 33 34 38 41 42 46 49 50 53 54 54 55 55
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams) 3.2 Output Advancement Programming (Backplane and Local Output Streams) 4.0 Port High Impedance Control 4.1 LORS Asserted LOW, Non-32Mbps Mode 4.2 LORS Asserted LOW, 32Mbps Mode 4.3 LORS Asserted HIGH 4.4 BORS Asserted LOW, Non-32Mbps Mode 4.5 BORS Asserted LOW, 32Mbps Mode 4.6 BORS Asserted HIGH 5.0 Data Delay Through the Switching Paths 6.0 Bit Error Rate Test 7.0 Microprocessor Port 8.0 Device Power-up, Initialization and Reset 8.1 Power-Up Sequence 8.2 Initialization 8.3 Reset 9.0 Connection Memory 9.1 Local Connection Memory	
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams) 3.2 Output Advancement Programming (Backplane and Local Output Streams) 4.0 Port High Impedance Control 4.1 LORS Asserted LOW, Non-32Mbps Mode 4.2 LORS Asserted LOW, 32Mbps Mode 4.3 LORS Asserted HIGH 4.4 BORS Asserted LOW, Non-32Mbps Mode 4.5 BORS Asserted LOW, 32Mbps Mode 4.6 BORS Asserted HIGH 5.0 Data Delay Through the Switching Paths 6.0 Bit Error Rate Test 7.0 Microprocessor Port 8.0 Device Power-up, Initialization and Reset 8.1 Power-Up Sequence 8.2 Initialization 8.3 Reset 9.0 Connection Memory 9.1 Local Connection Memory 9.2 Backplane Connection Memory.	
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams) 3.2 Output Advancement Programming (Backplane and Local Output Streams) 4.0 Port High Impedance Control 4.1 LORS Asserted LOW, Non-32Mbps Mode 4.2 LORS Asserted LOW, 32Mbps Mode 4.3 LORS Asserted HIGH 4.4 BORS Asserted LOW, Non-32Mbps Mode 4.5 BORS Asserted LOW, 32Mbps Mode 4.6 BORS Asserted HIGH 5.0 Data Delay Through the Switching Paths 6.0 Bit Error Rate Test 7.0 Microprocessor Port 8.0 Device Power-up, Initialization and Reset 8.1 Power-Up Sequence 8.2 Initialization 8.3 Reset 9.0 Connection Memory 9.1 Local Connection Memory 9.2 Backplane Connection Memory. 9.3 Connection Memory Block Programming	
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams) 3.2 Output Advancement Programming (Backplane and Local Output Streams) 4.0 Port High Impedance Control 4.1 LORS Asserted LOW, Non-32Mbps Mode 4.2 LORS Asserted LOW, 32Mbps Mode 4.3 LORS Asserted HIGH 4.4 BORS Asserted LOW, Non-32Mbps Mode 4.5 BORS Asserted LOW, 32Mbps Mode 4.6 BORS Asserted HIGH 5.0 Data Delay Through the Switching Paths 6.0 Bit Error Rate Test 7.0 Microprocessor Port 8.0 Device Power-up, Initialization and Reset 8.1 Power-Up Sequence 8.2 Initialization 8.3 Reset 9.0 Connection Memory 9.1 Local Connection Memory 9.2 Backplane Connection Memory 9.3 Connection Memory Block Programming 9.3.1 Memory Block Programming Procedure	30 32 33 34 34 41 42 46 49 50 50 54 54 54 55 55 55 56
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams) 3.2 Output Advancement Programming (Backplane and Local Output Streams) 4.0 Port High Impedance Control 4.1 LORS Asserted LOW, Non-32Mbps Mode 4.2 LORS Asserted LOW, 32Mbps Mode 4.3 LORS Asserted HIGH 4.4 BORS Asserted LOW, Non-32Mbps Mode 4.5 BORS Asserted LOW, 32Mbps Mode 4.6 BORS Asserted HIGH 5.0 Data Delay Through the Switching Paths 6.0 Bit Error Rate Test 7.0 Microprocessor Port 8.0 Device Power-up, Initialization and Reset 8.1 Power-Up Sequence 8.2 Initialization 8.3 Reset 9.0 Connection Memory 9.1 Local Connection Memory 9.2 Backplane Connection Memory 9.3 Connection Memory Block Programming 9.3.1 Memory Block Programming Procedure	
3.1.2 Input Bit Delay Programming (Backplane and Local Input Streams) 3.2 Output Advancement Programming (Backplane and Local Output Streams) 4.0 Port High Impedance Control 4.1 LORS Asserted LOW, Non-32Mbps Mode 4.2 LORS Asserted LOW, 32Mbps Mode 4.3 LORS Asserted HIGH 4.4 BORS Asserted LOW, Non-32Mbps Mode 4.5 BORS Asserted LOW, 32Mbps Mode 4.6 BORS Asserted HIGH 5.0 Data Delay Through the Switching Paths 6.0 Bit Error Rate Test 7.0 Microprocessor Port 8.0 Device Power-up, Initialization and Reset 8.1 Power-Up Sequence 8.2 Initialization 8.3 Reset 9.0 Connection Memory 9.1 Local Connection Memory 9.2 Backplane Connection Memory 9.3 Connection Memory Block Programming 9.3.1 Memory Block Programming Procedure	

Table of Contents

	11.2 TAP Registers	. 58
	11.2.1 Test Instruction Register	. 58
	11.2.2 Test Data Registers	
	11.2.2.3 The Device Identification Register	. 58
	11.3 Boundary Scan Description Language (BSDL) File	. 58
12.	0 Memory Address Mappings	. 59
	12.1 Local Data Memory Bit Definition	
	12.2 Backplane Data Memory Bit Definition	
	12.3 Local Connection Memory Bit Definition	. 60
	12.4 Backplane Connection Memory Bit Definition	. 61
13.	0 Internal Register Mappings	. 63
14.	0 Detailed Register Descriptions	. 64
	14.1 Control Register (CR)	
	14.2 Block Programming Register (BPR)	
	14.3 Bit Error Rate Test Control Register (BERCR)	
	14.4 Local Input Channel Delay Registers (LCDR0 to LCDR15)	
	14.4.1 Local Channel Delay Bits 8-0 (LCD8 - LCD0)	
	14.5 Local Input Bit Delay Registers (LIDR0 to LIDR15)	. 72
	14.5.1 Local Input Delay Bits 4-0 (LID[4:0])	. 72
	14.6 Backplane Input Channel Delay Registers (BCDR0 to BCDR31)	. 74
	14.6.1 Backplane Channel Delay Bits 8-0 (BCD8 - BCD0)	
	14.7 Backplane Input Bit Delay Registers (BIDR0 to BIDR31)	
	14.7.1 Backplane Input Delay Bits 4-0 (BID[4:0])	
	14.8 Local Output Advancement Registers (LOAR0 to LOAR15)	
	14.8.1 Local Output Advancement Bits 1-0 (LOA1-LOA0)	
	14.9 Backplane Output Advancement Registers (BOAR0 - BOAR31)	
	14.9.1 Backplane Output Advancement Bits 1-0 (BOA1-BOA0)	
	14.10 Local Bit Error Rate (BER) Registers	
	14.10.1 Local BER Start Send Register (LBSSR).	
	14.10.2 Local Transmit BER Length Register (LTXBLR)	
	14.10.3 Local Receive BER Length Register (LRXBLR)	
	14.10.4 Local BER Start Receive Register (LBSRR)	
	14.11 Backplane Bit Error Rate (BER) Registers	
	14.11.1 Backplane BER Start Send Register (BBSSR)	
	14.11.2 Backplane Transmit BER Length Register (BTXBLR)	
	14.11.3 Backplane Receive BER Length Register (BRXBLR)	
	14.11.4 Backplane BER Start Receive Register (BBSRR)	
	14.11.5 Backplane BER Count Register (BBCR)	
	14.12 Local Bit Rate Registers	
	14.12.1 Local Input Bit Rate Registers (LIBRR0 - LIBRR15)	
	14.12.2 Local Output Bit Rate Registers (LOBRR0 - LOBRR15)	
	14.13 Backplane Bit Rate Registers	
	14.13.1 Backplane Input Bit Rate Registers (BIBRR0 - BIBRR31).	
	14.13.2 Backplane Output Bit Rate Registers (BOBRR0 - BOBRR31)	
	14.14 Memory BIST Register	
	14.15 Device Identification Register	
15.	0 DC Electrical Characteristics	
	0 AC Electrical Characteristics	

List of Figures

Figure 1 - ZL50057/8 Functional Block Diagram	1
Figure 2 - ZL50057 PBGA Connections (272 PBGA, 27mm x 27mm) Pin Diagram	
(as viewed through top of package)	9
Figure 3 - ZL50058 PBGA Connections (256 PBGA, 17mm x 17mm) Pin Diagram	
(as viewed through top of package)	
Figure 4 - 12,288 x 12,288 Channels (16Mbps), Unidirectional Switching	
Figure 5 - 8,192 x 4,096 Channels (16Mbps), bi-directional Switching	
Figure 6 - 6,144 by 6,144 Channels Non-Blocking Bi-directional Configuration	
Figure 7 - ST-BUS and GCI-Bus Input Timing Diagram for Different Data Rates	
Figure 8 - Input and Output (Generated) Frame Pulse Alignment for Different Data Rates	
Figure 9 - Backplane and Local Input Channel Delay Timing Diagram (assuming 8Mbps operation)	. 30
Figure 10 - Backplane and Local Input Bit Delay Timing Diagram for Data Rate of 16Mbps	
Figure 11 - Backplane and Local Input Bit Delay or Sampling Point Selection Timing Diagram for Data Rate of 8Mbps	
Figure 12 - Local and Backplane Output Advancement Timing Diagram for Data Rate of 16Mbps	. 33
Figure 13 - Local Port External High Impedance Control Bit Timing (Non-32Mbps Mode)	. 37
Figure 14 - Local Port External High Impedance Control Timing (32Mbps Mode)	. 41
Figure 15 - Backplane Port External High Impedance Control Bit Timing (Non-32Mbps Mode)	. 45
Figure 16 - Backplane Port External High Impedance Control Timing (32Mbps Mode)	. 49
Figure 17 - Data Throughput Delay with Input Channel Delay Disabled, Input Ch0 Switched to Output Ch0	51
Figure 18 - Data Throughput Delay with Input Channel Delay Disabled, Input Ch0 Switched to Output Ch13	. 51
Figure 19 - Data Throughput Delay with Input Channel Delay Disabled, Input Ch13 Switched to Output Ch0	. 51
Figure 20 - Data Throughput Delay with Input Channel Delay Enabled, Input Ch0 Switched to Output Ch0	. 52
Figure 21 - Data Throughput Delay with Input Channel Delay Enabled, Input Ch0 Switched to Output Ch13	. 52
Figure 22 - Data Throughput Delay with Input Channel Delay Enabled, Input Ch13 Switched to Output Ch0	. 52
Figure 23 - Examples of BER Transmission Channels on a 16Mbps Output Stream	. 53
Figure 24 - Hardware RESET De-assertion	. 55
Figure 25 - Frame Boundary Conditions, ST-BUS Operation	. 66
Figure 26 - Frame Boundary Conditions, GCI-Bus Operation	. 67
Figure 27 - Input and Output Clock Timing Diagram for ST-BUS	. 94
Figure 28 - Input and Output Clock Timing Diagram for GCI-Bus	. 95
Figure 29 - ST-BUS Local/Backplane Data Timing Diagram (8Mbps, 4Mbps, 2Mbps)	. 97
Figure 30 - ST-BUS Local/Backplane Data Timing Diagram (32Mbps, 16Mbps)	98
Figure 31 - GCI-Bus Local/Backplane Data Timing Diagram (8Mbps, 4Mbps, 2Mbps)	99
Figure 32 - GCI-Bus Local/Backplane Data Timing Diagram (32Mbps, 16Mbps)	
Figure 33 - Serial Output and External Control	
Figure 34 - Output Driver Enable (ODE)	
Figure 35 - Motorola Non-Multiplexed Bus Timing	104
Figure 36 - JTAG Test Port Timing Diagram	105

List of Tables

Table 1 - Per-stream Input and Output Data Rate Selection: Backplane and Local	24
Table 2 - Local and Backplane Output Enable Control Priority	33
Table 3 - LCSTo Allocation of Channel Control Bits to Output Streams (Non-32Mbps Mode)	35
Table 4 - LCSTo Allocation of Channel Control Bits to Output Streams (32Mbps Mode)	39
Table 5 - BCSTo Allocation of Channel Control Bits to Output Streams (Non-32Mbps Mode)	43
Table 6 - BCSo Allocation of Channel Control Bits to Output Streams (32Mbps Mode)	47
Table 7 - Variable Range for Input Streams	50
Table 8 - Variable Range for Output Streams	50
Table 9 - Data Throughput Delay	50
Table 10 - Local and Backplane Connection Memory Configuration	56
Table 11 - Local Connection Memory in Block Programming Mode	56
Table 12 - Backplane Connection Memory in Block Programming Mode	57
Table 13 - Address Map for Data and Connection Memory Locations (A14 = 1)	59
Table 14 - Local Data Memory (LDM) Bits	59
Table 15 - Backplane Data Memory (BDM) Bits	60
Table 16 - LCM Bits for Non-32Mbps Source-to-Local Switching	60
Table 17 - LCM Bits for 32Mbps Source-to-Local Switching	61
Table 18 - BCM Bits for Non-32Mbps Source-to-Backplane Switching	
Table 19 - BCM Bits for 32Mbps Source-to-Backplane Switching	62
Table 20 - Address Map for Registers (A14 = 0)	63
Table 21 - Control Register Bits	
Table 22 - Block Programming Register Bits	68
Table 23 - Bit Error Rate Test Control Register (BERCR) Bits	
Table 24 - Local Input Channel Delay Register (LCDRn) Bits	70
Table 25 - Local Input Channel Delay (LCD) Programming Table	71
Table 26 - Local Input Bit Delay Register (LIDRn) Bits	
Table 27 - Local Input Bit Delay and Sampling Point Programming Table	
Table 28 - Backplane Input Channel Delay Register (BCDRn) Bits	
Table 29 - Backplane Input Channel Delay (BCD) Programming Table	
Table 30 - Backplane Input Bit Delay Register (BIDRn) Bits	
Table 31 - Backplane Input Bit Delay and Sampling Point Programming Table	
Table 32 - Local Output Advancement Register (LOAR) Bits	
Table 33 - Local Output Advancement (LOAR) Programming Table	
Table 34 - Backplane Output Advancement Register (BOAR) Bits	
Table 35 - Backplane Output Advancement (BOAR) Programming Table	
Table 36 - Local BER Start Send Register (LBSSR) Bits in Non-32Mbps Mode	
Table 37 - Local BER Start Send Register (LBSSR) Bits in 32Mbps Mode	
Table 38 - Local BER Length Register (LTXBLR) Bits	
Table 39 - Local Receive BER Length Register (LRXBLR) Bits	
Table 40 - Local BER Start Receive Register (LBSRR) Bits for Non-32Mbps Mode	
Table 41 - Local BER Start Receive Register (LBSRR) Bits for 32Mbps Mode	
Table 42 - Local BER Count Register (LBCR) Bits	
Table 43 - Backplane BER Start Send Register (BBSSR) Bits	
Table 44 - Backplane Transmit BER Length (BTXBLR) Bits	
Table 45 - Backplane Receive BER Length (BRXBLR) Bits	
Table 46 - Backplane BER Start Receive Register (BBSRR) Bits	
Table 47 - Backplane BER Count Register (BBCR) Bits	
Table 48 - Local Input Bit Rate Register (LIBRR) Bits	85

List of Tables

Table 49 - Local Input Bit Rate (LIBR) Programming Table	. 85
Table 50 - Local Output Bit Rate Register (LOBRR) Bits	. 86
Table 51 - Local Output Bit Rate (LOBR) Programming Table	. 86
Table 52 - Backplane Input Bit Rate Register (BIBRR) Bits	. 86
Table 54 - Backplane Output Bit Rate Register (BOBRR) Bits	. 87
Table 55 - Backplane Output Bit Rate (BOBRR) Programming Table	. 87
Table 56 - Memory BIST Register (MBISTR) Bits	. 88
Table 57 - Device Identification Register (DIR) Bits	80

Pinout Diagram: (as viewed through top of package)

A1 corner identified by metallized marking

\	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
Α	GND	IC_GND	BSTo5	BSTo4	BSTo2	A2	VDD_ CORE	A8	A11	A14	DS	ODE	DTA	TCK	BCSTo1	NC	LSTo0	LSTo1	LSTo2	NC
В	BSTo6	BSTo7	BSTo8	VDD_ CORE	BSTo1	NC	A5	A7	A10	NC	CS	VDD_ CORE	TDi	TRST	BCSTo2	NC	IC_GND	LSTo3	LSTo4	LSTo5
С	BSTo9	BSTo10	IC_GND	BSTo3	BSTo0	A1	A4	A6	NC	A13	R/W	RESET	TDo	BCSTo0	BCSTo3	LCSTo1	LCSTo0	LSTo6	LSTo7	LSTo8
D	BSTo11	BSTo12	BSTo13	GND	A0	VDD_IO	A3	GND	A9	A12	VDD_IO	TMS	GND	VDD_ CORE	VDD_IO	IC_GND	GND	LSTo9	LSTo10	LSTo11
E	BSTo14	BSTo15	BSTo16	BSTo17													LSTo12	LSTo13	LSTo14	LSTo15
F	BSTo18	BSTo19	BSTo20	VDD_IO													VDD_IO	NC	NC	NC
G	BSTo21	BSTo22	BSTo23	BSTo24													NC	NC	NC	NC
Н	BSTo25	BSTo26	BSTo27	GND									_				GND	NC	NC	NC
J	BSTo28	BSTo29	BSTo30	BSTo31					GND	GND	GND	GND					NC	NC	NC	NC
К	VDD_ CORE	BORS	BSTi0	VDD_IO					GND	GND	GND	GND					NC	NC	LORS	VDD_ CORE
L	BSTi1	BSTi2	BSTi3	BSTi4					GND	GND	GND	GND					VDD_IO	LSTi0	LSTi1	LSTi2
М	BSTi5	BSTi6	BSTi7	BSTi8					GND	GND	GND	GND					LSTi3	LSTi4	LSTi5	LSTi6
N	BSTi9	BSTi10	VDD_ CORE	GND													GND	LSTi7	LSTi8	LSTi9
Р	BSTi11	BSTi12	BSTi13	BSTi14													LSTi10	VDD_ CORE	LSTi11	LSTi12
R	BSTi15	BSTI16	BSTi17	VDD_IO													VDD_IO	LSTi13	LSTi14	LSTi15
Т		BSTi19	BSTi20	BSTi21													VDD_ CORE	NC	NC	NC
U	BSTi22	NC	NC	GND	BSTi28	VDD_IO	D10	GND	D4	VDD_IO	GND	VDD_ PLL	GND	FP8i	VDD_IO	VDD_ CORE	GND	NC	NC	NC
٧	VDD_ CORE	NC	NC	BSTi29	VDD_ CORE	D13	D9	D7	D3	D0	IC_GND	NC	C80	FP80	NC	NC	NC	NC	NC	NC
W	BSTi23	BSTi24	BSTi25	BSTi30	D15	D12	D8	D6	D2	IC_GND	IC_GND	C8i	C160	FP160	NC	NC	NC	NC	NC	NC
Y	BSTi26	BSTi27	NC	BSTi31	D14	D11	VDD_ CORE	D5	D1	IC_GND	VDD_ CORE	IC_ OPEN	IC_ OPEN	VDD_ CORE	NC	NC	NC	NC	NC	NC

Figure 2 - ZL50057 PBGA Connections (272 PBGA, 27 mm x 27 mm) Pin Diagram (as viewed through top of package)

Pinout Diagram: (as viewed through top of package)

A1 corner identified by metallized marking

\	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Α	A0	A1	A2	A3	A4	DS	R/W	CS	BCSTo0	BCSTo1	BCSTo2	BCSTo3	IC_ OPEN	IC_ OPEN	LCSTo1	LCSTo0
В	BSTo0	BSTo1	BSTo2	BSTo3	A5	A6	A7	A8	A9	ODE	RESET	TMS	LSTo0	LSTo1	LSTo2	LSTo3
С	BSTo4	BSTo5	BSTo6	BSTo7	A10	A11	A12	A13	A14	DTA	TDi	TDo	LSTo4	LSTo5	LSTo6	LSTo7
D	BSTo8	BSTo9	BSTo10	BSTo11	BORS	IC_GND	IC_GND	IC_GND	IC_GND	TCK	TRST	LORS	LSTo8	LSTo9	LSTo10	LSTo11
E	BSTo12	BSTo13	BSTo14	BSTo15	VDD_IO	VDD_IO	VDD_ CORE	VDD_ CORE	VDD_ CORE	VDD_ CORE	VDD_IO	VDD_IO	LSTo12	LSTo13	LSTo14	LSTo15
F	BSTo16	BSTo17	BSTo18	BSTo19	VDD_IO	VDD_ CORE	GND	GND	GND	GND	VDD_ CORE	VDD_IO	NC	NC	NC	NC
G	BSTo20	BSTo21	BSTo22	BSTo23	VDD_IO	GND	GND	GND	GND	GND	GND	VDD_IO	NC	NC	NC	NC
Н	BSTo24	BSTo25	BSTo26	BSTo27	VDD_IO	GND	GND	GND	GND	GND	GND	VDD_IO	NC	NC	NC	NC
J	BSTo28	BSTo29	BSTo30	BSTo31	VDD_ CORE	GND	GND	GND	GND	GND	GND	VDD_ CORE	NC	NC	NC	NC
K	BSTi0	BSTi1	BSTi2	BSTi3	VDD_ CORE	GND	GND	GND	GND	GND	GND	VDD_ CORE	LSTi0	LSTi1	LSTi2	LSTi3
L	BSTi4	BSTi5	BSTi6	BSTi7	VDD_IO	VDD_ CORE	VDD_ CORE	GND	GND	VDD_ CORE	VDD_ CORE	VDD_IO	LSTi4	LSTi5	LSTi6	LSTi7
М	BSTi8	BSTi9	BSTi10	BSTi11	VDD_IO	D3	D2	D1	D0	VDD_ PLL	NC	VDD_IO	LSTi8	LSTi9	LSTi10	LSTi11
N	BSTi12	BSTi13	BSTi14	BSTi15	BSTi16	D7	D6	D5	D4	IC_ OPEN	IC_ OPEN	LSTi12	LSTi13	LSTi14	LSTi15	NC
Р	BSTi17	BSTi18	BSTi19	BSTi20	BSTi21	D11	D10	D9	D8	C160	FP160	NC	NC	NC	NC	NC
R	BSTi22	BSTi23	BSTi24	BSTi25	BSTi26	D15	D14	D13	D12	FP8o	FP8i	NC	NC	NC	NC	NC
Т	BSTi27	BSTi28	BSTi29	BSTi30	BSTi31	IC_GND	IC_GND	IC_GND	IC_GND	C8i	C80	NC	NC	NC	NC	NC

Figure 3 - ZL50058 PBGA Connections (256 PBGA, 17 mm x 17 mm) Pin Diagram (as viewed through top of package)

Pin Description

Pin Name	ZL50057 Package Coordinates (272-ball PBGA)	ZL50058 Package Coordinates (256-ball PBGA)	Description
Device Timing			
C8i	W12	T10	Master Clock (5 V Tolerant Schmitt-Triggered Input). This pin accepts an 8.192 MHz clock. The internal frame boundary is aligned with the clock falling or rising edge, as controlled by the C8IPOL bit in the Control Register. Input data on both the Backplane and Local sides (BSTi0-31 and LSTi0-15) must be aligned to this clock and the accompanying input frame pulse, FP8i.
FP8i	U14	R11	Frame Pulse Input (5 V Tolerant Schmitt-Triggered Input). When the Frame Pulse Width bit (FPW) of the Control Register is LOW (default), this pin accepts a 122 ns-wide frame pulse. When the FPW bit is HIGH, this pin accepts a 244 ns-wide frame pulse. The device will automatically detect whether an ST-BUS or GCI-Bus style frame pulse is applied. Input data on both the Backplane and Local sides (BSTi0-31 and LSTi0-15) must be aligned to this frame pulse and the accompanying input clock, C8i.
C8o	V13	T11	C8o Output Clock (5 V Tolerant Three-state Output). This pin outputs an 8.192 MHz clock generated within the device. The clock falling edge or rising edge is aligned with the output frame boundary presented on FP8o; this edge polarity alignment is controlled by the COPOL bit of the Control Register. Output data on both the Backplane and Local sides (BSTo0-31 and LSTo0-15) will be aligned to this clock and the accompanying output frame pulse, FP8o.
FP80	V14	R10	Frame Pulse Output (5 V Tolerant Three-state Output). When the Frame Pulse Width bit (FPW) of the Control Register is LOW (default), this pin outputs a 122 ns-wide frame pulse. When the FPW bit is HIGH, this pin outputs a 244 ns-wide frame pulse. The frame pulse, running at 8 kHz rate, will have the same format (ST-BUS or GCI-Bus) as the input frame pulse (FP8i). Output data on both the Backplane and Local sides (BSTo0-31 and LSTo0-15) will be aligned to this frame pulse and the accompanying output clock, C8o.
C160	W13	P10	C16o Output Clock (5 V Tolerant Three-state Output). This pin outputs a 16.384 MHz clock generated within the device. The clock falling edge or rising edge is aligned with the output frame boundary presented on FP16o; this edge polarity alignment is controlled by the COPOL bit of the Control Register. Output data on both the Backplane and Local sides (BSTo0-31 and LSTo0-15) will be aligned to this clock and the accompanying output frame pulse, FP16o.

Pin Name FP160	ZL50057 Package Coordinates (272-ball PBGA)	ZL50058 Package Coordinates (256-ball PBGA)	Prame Pulse Output (5 V Tolerant Three-state Output). When the Frame Pulse Width bit (FPW) of the Control Register is LOW (default), this pin outputs a 61 ns-wide frame pulse. When the FPW bit is HIGH, this pin outputs a 122 ns-wide frame pulse. The frame pulse, running at 8 kHz
			rate, will have the <u>same</u> format (ST-BUS or GCI-Bus) as the input frame pulse (FP8i). Output data on both the Backplane and Local sides (BSTo0-31 and LSTo0-15) will be aligned to this frame pulse and the accompanying output clock, C16o.
Backplane a	nd Local Inputs		
BSTi0-15	K3, L1, L2, L3, L4, M1, M2, M3, M4, N1, N2, P1, P2, P3, P4, R1	K1, K2, K3, K4, L1, L2, L3, L4, M1, M2, M3, M4, N1, N2, N3, N4	Backplane Serial Input Streams 0 to 15 (5 V Tolerant Inputs with Internal Pull-downs). In Backplane Non-32 Mbps Mode, these pins accept serial TDM data streams at a data rate of: 16.384 Mbps (with 256 channels per stream), 8.192 Mbps (with 128 channels per stream), 4.096 Mbps (with 64 channels per stream) or 2.048 Mbps (with 32 channels per stream). The data rate is independently programmable for each input stream.
			In Backplane 32 Mbps Mode, these pins accept serial TDM data streams at a fixed data rate of 32.768 Mbps (with 512 channels per stream).
BSTi16-31	R2, R3, T1, T2, T3, T4, U1, W1, W2, W3, Y1, Y2, U5, V4, W4, Y4	N5, P1, P2, P3, P4, P5, R1, R2, R3, R4, R5, T1, T2, T3, T4, T5	Backplane Serial Input Streams 16 to 31 (5 V Tolerant Inputs with Internal Pull-downs). In Backplane Non-32 Mbps Mode, these pins accept serial TDM data streams at a data rate of: 16.384 Mbps (with 256 channels per stream), 8.192 Mbps (with 128 channels per stream), 4.096 Mbps (with 64 channels per stream) or 2.048 Mbps (with 32 channels per stream).
			The data rate is independently programmable for each input stream. In Backplane 32 Mbps Mode, these pins are unused and should be externally connected to a defined logic level.

Pin Name	ZL50057 Package Coordinates (272-ball PBGA)	ZL50058 Package Coordinates (256-ball PBGA)	Description
LSTi0-7	L18, L19, L20, M17, M18, M19, M20, N18	K13, K14, K15, K16, L13, L14, L15, L16	Local Serial Input Streams 0 to 7 (5 V Tolerant Inputs with Internal Pull-downs). In Local Non-32 Mbps Mode, these pins accept serial TDM data streams at a data rate of: 16.384 Mbps (with 256 channels per stream), 8.192 Mbps (with 128 channels per stream), 4.096 Mbps (with 64 channels per stream) or 2.048 Mbps (with 32 channels per stream).
			The data rate is independently programmable for each input stream.
			In Local 32 Mbps Mode, these pins accept serial TDM data streams at a fixed data rate of 32.768 Mbps (with 512 channels per stream).
LSTi8-15	N19, N20, P17, P19, P20, R18, R19, R20	M13, M14, M15, M16, N12, N13, N14, N15	Local Serial Input Streams 8 to 15 (5 V Tolerant Inputs with Internal Pull-downs). In Local Non-32 Mbps Mode, these pins accept serial TDM data streams at a data rate of: 16.384 Mbps (with 256 channels per stream), 8.192 Mbps (with 128 channels per stream), 4.096 Mbps (with 64 channels per stream) or 2.048 Mbps (with 32 channels per stream).
			The data rate is independently programmable for each input stream.
			In Local 32 Mbps Mode, these pins are unused and should be externally connected to a defined logic level.
Backplane a	nd Local Output	s and Control	
ODE	A12	B10	Output Drive Enable (5 V Tolerant Input with Internal Pull-up). An asynchronous input providing Output Enable control to the BSTo0-31, LSTo0-15, BCSTo0-3, and LCSTo0-1 outputs. When LOW, the BSTo0-31 and LSTo0-15 outputs are driven HIGH or high impedance (dependent on the BORS and LORS pin settings respectively) and the outputs BCSTo0-3 and LCSTo0-1 are driven low.
			When HIGH, the outputs BSTo0-31, LSTo0-15, BCSTo0-3, and LCSTo0-1 are enabled.

Pin Name	ZL50057 Package Coordinates (272-ball PBGA)	ZL50058 Package Coordinates (256-ball PBGA)	Description
BORS	K2	D5	Backplane Output Reset State (5 V Tolerant Input with Internal Pull-down). When this input is LOW, the device will initialize with the BSTo0-31 outputs driven high, and the BCSTo0-3 outputs driven low. Following initialization, the Backplane stream outputs are always active and a high impedance state, if required on a per-channel basis, may be implemented with external buffers controlled by outputs BCSTo0-3.
			When this input is HIGH, the device will initialize with the BSTo0-31 outputs at high impedance and the BCSTo0-3 outputs driven low. Following initialization, the Backplane stream outputs may be set active or high impedance using the ODE pin or on a per-channel basis with the BE bit in the Backplane Connection Memory.
BSTo0-15	C5, B5, A5, C4, A4, A3, B1, B2, B3, C1, C2, D1, D2, D3, E1, E2	B1, B2, B3, B4, C1, C2, C3, C4, D1, D2, D3, D4, E1, E2, E3, E4	Backplane Serial Output Streams 0 to 15 (5 V Tolerant, Three-state Outputs with Slew-Rate Control). In Backplane Non-32 Mbps Mode, these pins output serial TDM data streams at a data rate of: 16.384 Mbps (with 256 channels per stream), 8.192 Mbps (with 128 channels per stream), 4.096 Mbps (with 64 channels per stream) or 2.048 Mbps (with 32 channels per stream).
			The data rate is independently programmable for each output stream.
			In Backplane 32 Mbps Mode, these pins output serial TDM data streams at a fixed data rate of 32.768 Mbps (with 512 channels per stream).
			Refer to the descriptions of the BORS and ODE pins for control of the output HIGH or high impedance state.

Pin Name	ZL50057 Package Coordinates (272-ball PBGA)	ZL50058 Package Coordinates (256-ball PBGA)	Description
BSTo16-31	E3, E4, F1, F2, F3, G1, G2, G3, G4, H1, H2, H3, J1, J2, J3, J4	F1, F2, F3, F4, G1, G2, G3, G4, H1, H2, H3, H4, J1, J2, J3, J4	Backplane Serial Output Streams 16 to 31 (5 V Tolerant, Three-state Outputs with Slew-Rate Control). In Backplane Non-32 Mbps Mode, these pins output serial TDM data streams at a data rate of: 16.384 Mbps (with 256 channels per stream), 8.192 Mbps (with 128 channels per stream), 4.096 Mbps (with 64 channels per stream) or 2.048 Mbps (with 32 channels per stream).
			The data rate is independently programmable for each output stream.
			These pins are unused when the Backplane 32 Mbps Mode is selected. Therefore, the value output on these pins during Backplane 32 Mbps Mode (either driven-HIGH or high impedance) is dependent on the configuration of the BORS pin.
			Refer to the descriptions of the BORS and ODE pins for control of the output HIGH or high impedance state.
BCSTo0-3	C14, A15, B15, C15	A9, A10, A11, A12	Backplane Output Channel High Impedance Control (5 V Tolerant, Three-state Outputs). These pins control external buffering individually for a set of Backplane output streams on a per-channel basis. When LOW, the external output buffer will be tri-stated. When HIGH, the external output buffer will be enabled.
			In Backplane Non-32 Mbps Mode (stream rates 2 Mbps to 16 Mbps): BCSTo0 is the output enable for BSTo0,4,8,12,16,20,24,28 BCSTo1 is the output enable for BSTo1,5,9,13,17,21,25,29 BCSTo2 is the output enable for BSTo2,6,10,14,18,22,26,30 BCSTo3 is the output enable for BSTo3,7,11,15,19,23,27,31
			In Backplane 32 Mbps Mode (stream rate 32 Mbps): BCSTo0 is the output enable for BSTo0,4,8,12 BCSTo1 is the output enable for BSTo1,5,9,13 BCSTo2 is the output enable for BSTo2,6,10,14 BCSTo3 is the output enable for BSTo3,7,11,15
			Refer to the descriptions of the BORS and ODE pins for control of the output LOW or active state.

Pin Name	ZL50057 Package Coordinates (272-ball PBGA)	ZL50058 Package Coordinates (256-ball PBGA)	Description
LORS	K19	D12	Local Output Reset State (5 V Tolerant Input with Internal Pull-down). When this input is LOW, the device will initialize with the LSTo0-15 outputs driven high, and the LCSTo0-1 outputs driven low. Following initialization, the Local stream outputs are always active and a high impedance state, if required on a per-channel basis, may be implemented with external buffers controlled by outputs LCSTo0-1.
			When this input is HIGH, the device will initialize with the LSTo0-15 outputs at high impedance and the LCSTo0-1 outputs driven low. Following initialization, the Local stream outputs may be set active or high impedance using the ODE pin or on a per-channel basis with the LE bit in the Local Connection Memory.
LSTo0-7	A17, A18, A19, B18, B19, B20, C18, C19	B13, B14, B15, B16, C13, C14, C15, C16	Local Serial Output Streams 0 to 7 (5 V Tolerant Three-state Outputs with Slew-Rate Control). In Local Non-32 Mbps Mode, these pins output serial TDM data streams at a data rate of: 16.384 Mbps (with 256 channels per stream), 8.192 Mbps (with 128 channels per stream), 4.096 Mbps (with 64 channels per stream) or 2.048 Mbps (with 32 channels per stream).
			The data rate is independently programmable for each output stream.
			In Local 32 Mbps Mode, these pins output serial TDM data streams at a fixed data rate of 32.768 Mbps (with 512 channels per stream).
			Refer to the descriptions of the LORS and ODE pins for control of the output HIGH or high impedance state.

	ZL50057 Package	ZL50058 Package	
Pin Name	Coordinates (272-ball PBGA)	Coordinates (256-ball PBGA)	Description
LSTo8-15	C20, D18, D19, D20, E17, E18, E19, E20	D13, D14, D15, D16, E13, E14, E15, E16	Local Serial Output Streams 8 to 15 (5 V Tolerant Three-state Outputs with Slew-Rate Control). In Local Non-32 Mbps Mode, these pins output serial TDM data streams at a data rate of: 16.384 Mbps (with 256 channels per stream), 8.192 Mbps (with 128 channels per stream), 4.096 Mbps (with 64 channels per stream) or 2.048 Mbps (with 32 channels per stream).
			The data rate is independently programmable for each output stream.
			These pins are unused when the Local 32 Mbps Mode is selected. Therefore, the value output on these pins during Local 32 Mbps Mode (either driven-HIGH or high impedance) is dependent on the configuration of the LORS pin.
			Refer to the descriptions of the LORS and ODE pins for control of the output HIGH or high impedance state.
LCSTo0-1	C17, C16	A16, A15	Local Output Channel High Impedance Control (5 V Tolerant Three-state Outputs). These pins control external buffering individually for a set of Local output streams on a per-channel basis. When LOW, the external output buffer will be tri-stated. When HIGH, the external output buffer will be enabled.
			In Local Non-32 Mbps Mode (stream rate 2 Mbps to 16 Mbps): LCSTo0 is the output enable for LSTo0,2,4,6,8,10,12,14 LCSTo1 is the output enable for LSTo1,3,5,7,9,11,13,15
			In Local 32Mbps Mode (stream rate 32 Mbps): LCSTo0 is the output enable for LSTo0,2,4,6 LCSTo1 is the output enable for LSTo1,3,5,7
			Refer to descriptions of the LORS and ODE pins for control of the output LOW or active state.
Microprocess	Microprocessor Port Signals		
A0 - A14	D5, C6, A6, D7, C7, B7, C8, B8, A8, D9, B9, A9, D10, C10, A10	A1, A2, A3, A4, A5, B5, B6, B7, B8, B9, C5, C6, C7, C8, C9	Address 0 - 14 (5V Tolerant Inputs). These pins form the 15-bit address bus to the internal memories and registers. A0 = LSB

Pin Name	ZL50057 Package Coordinates (272-ball PBGA)	ZL50058 Package Coordinates (256-ball PBGA)	Description
D0 - D15	V10, Y9, W9, V9, U9, Y8, W8, V8, W7, V7, U7, Y6, W6, V6, Y5, W5	M9, M8, M7, M6, N9, N8, N7, N6, P9, P8, P7, P6, R9, R8, R7, R6	Data Bus 0 - 15 (5 V Tolerant Inputs/Outputs with Slew-Rate Control). These pins form the 16-bit data bus of the microprocessor port. D0 = LSB
CS	B11	A8	Chip Select (5 V Tolerant Input). Active LOW input used by the microprocessor to enable the microprocessor port access. Note that a minimum of 30 ns must separate the de-assertion of DTA (to high) and the assertion of CS and/or DS to initiate the next access.
DS	A11	A6	Data Strobe (5 V Tolerant Input). This active LOW input works in conjunction with CS to enable the microprocessor port read and write operations. Note that a minimum of 30 ns must separate the de-assertion of DTA (to high) and the assertion of CS and/or DS to initiate the next access.
R/W	C11	A7	Read/Write (5 V Tolerant Input). This input controls the direction of the data bus lines (D0-D15) during a microprocessor access.
DTA	A13	C10	Data Transfer Acknowledgment (5 V Tolerant Three-state Output). This active LOW output indicates that a data bus transfer is complete. A pull-up resistor is required to hold a HIGH level. Note that a minimum of 30 ns must separate the de-assertion of DTA (to high) and the assertion of CS and/or DS to initiate the next access.
RESET	C12	B11	Device Reset (5 V Tolerant Input with Internal Pull-up). This input (active LOW) asynchronously applies reset and synchronously releases reset to the device. In the reset state, the outputs LSTo0-15 and BSTo0-31 are set to a HIGH or high impedance state, depending on the state of the LORS and BORS external control pins, respectively. The assertion of RESET causes the LCSTo0-1 and BCSTo0-3 pins to be driven LOW (refer to Table 2). The assertion of this pin also clears the device registers and internal counters. Refer to Section 8.3 on page 55 for the timing requirements regarding this reset signal.

Pin Name	ZL50057 Package Coordinates (272-ball PBGA)	ZL50058 Package Coordinates (256-ball PBGA)	Description
JTAG Contro	ol Signals		
TCK	A14	D10	Test Clock (5 V Tolerant Input). Provides the clock to the JTAG test logic.
TMS	D12	B12	Test Mode Select (5 V Tolerant Input with Internal Pull-up). JTAG signal that controls the state transitions of the TAP controller.
TDi	B13	C11	Test Serial Data In (5 V Tolerant Input with Internal Pull-up). JTAG serial test instructions and data are shifted in on this pin.
TDo	C13	C12	Test Serial Data Out (5 V Tolerant Three-state Output). JTAG serial data is output on this pin on the falling edge of TCK. This pin is held in a high impedance state when JTAG is not enabled.
TRST	B14	D11	Test Reset (5 V Tolerant Input with Internal Pull-up). Asynchronously initializes the JTAG TAP controller to the Test-Logic-Reset state. This pin must be pulsed LOW during power-up for JTAG testing. This pin must be held LOW for normal functional operation of the device.
Power and G	Fround Pins		
V _{DD_IO}	D6, D11, D15, F4, F17, K4, L17, R4, R17, U6, U10, U15	E5, E6, E11, E12, F5, F12, G5, G12, H5, H12, L5, L12, M5, M12	Power Supply for Periphery Circuits: +3.3 V
V _{DD_CORE}	A7, B4, B12, D14, K1, K20, N3, P18, T17, U16, V1, V5, Y7, Y11, Y14	E7, E8, E9, E10, F6, F11, J5, J12, K5, K12, L6, L7, L10, L11	Power Supply for Core Circuits: +1.8 V
V _{DD_PLL}	U12	M10	Power Supply for Analog PLL: +1.8 V

ZL50057/8 Data Sheet

Pin Name	ZL50057 Package Coordinates (272-ball PBGA)	ZL50058 Package Coordinates (256-ball PBGA)	Description
V _{SS} (GND)	A1, D4, D8, D13, D17, H4, H17, J9, J10, J11, J12, K9, K10, K11, K12, L9, L10, L11, L12, M9, M10, M11, M12, N4, N17, U4, U8, U11, U13, U17	F7, F8, F9, F10, G6, G7, G8, G9, G10, G11, H6, H7, H8, H9, H10, H11, J6, J7, J8, J9, J10, J11, K6, K7, K8, K9, K10, K11, L8, L9	Ground.
Unused Pins	; ;		
NC	A16, A20, B6, B10, B16, C9, F18, F19, F20, G17, G18, G19, G20, H18, H19, H20, J17, J18, J19, J20, K17, K18, T18, T19, T20, U2, U3, U18, U19, U20, V2, V3, V12, V15, V16, V17, V18, V19, V20, W15, W16, W17, W18, W19, W20, Y3, Y15, Y16, Y17, Y18, Y19, Y20	F13, F14, F15, F16, G13, G14, G15, G16, H13, H14, H15, H16, J13, J14, J15, J16, M11, N16, P12, P13, P14, P15, P16, R12, R13, R14, R15, R16, T12, T13, T14, T15, T16	No Connects. These pins are not used and can be tied HIGH, LOW, or left unconnected.
IC_OPEN	Y12, Y13,	A13, A14, N10, N11	Internal Connections - OPEN. These pins must be left unconnected.
IC_GND	A2, B17, C3, D16, V11, W10, W11, Y10	D6, D7, D8, D9, T6, T7, T8, T9	Internal Connections - GND. These pins must be tied LOW.

1.0 Unidirectional and bi-directional Switching Applications

The ZL50057/8 has a maximum capacity of 12,288 input channels and 12,288 output channels. This is calculated from the maximum number of streams and channels: 48 input streams (32 Backplane, 16 Local) at 16.384 Mbps and 48 output streams (32 Backplane, 16 Local) at 16.384 Mbps.

A typical mode of operation is to separate the input and output streams to form a unidirectional switch, as shown in Figure 4 below.




Figure 4 - 12,288 x 12,288 Channels (16 Mbps), Unidirectional Switching

In this system, the Backplane and Local input streams are combined, and the Backplane and Local output streams are combined, so that the switch appears as a 48 input stream by 48 output stream switch. This gives the maximum 12,288 x 12,288 channel capacity.

Often a system design needs to differentiate between a Backplane and a Local side, or it needs to put the switch in a bi-directional configuration. In this case, the ZL50057/8 can be used as shown in Figure 5 to give 8,192 x 4,096 channel bi-directional capacity.




Figure 5 - 8,192 x 4,096 Channels (16 Mbps), bi-directional Switching

In this system setup, the chip has a capacity of 8,192 input channels and 8,192 output channels on the Backplane side, as well as 4,096 input channels and 4,096 output channels on the Local side. Note that some or all of the output channels on one side can come from the other side, e.g., Backplane input to Local output switching.

Note that in either configuration, the Backplane port can be operated in the Backplane 32 Mbps Mode, providing 512 channels on each of the 16 available input and output streams (BSTi0-15 and BSTo0-15) operating at a data rate of 32.768 Mbps, in conjunction with the Local streams (LSTi0-15 and LSTo0-15) operating at 16.384 Mbps (Local Non-32 Mbps Mode) or in conjunction with the Local streams (LSTi0-7 and LSTo0-7) operating at 32.768 Mbps (Local 32 Mbps Mode). Similarly, the Local port can be operated in the Local 32 Mbps Mode, providing 512 channels on each of the 8 available input and output streams (LSTi0-7 and LSTo0-7) operating at a data rate of 32.768 Mbps, in conjunction with the Backplane streams (BSTi0-31 and BSTo0-31) operating at 16.384 Mbps (Backplane Non-32 Mbps Mode) or in conjunction with the Backplane streams (BSTi0-15 and BSTo0-15) operating at 32.768 Mbps (Backplane 32 Mbps Mode).

The modes in which one port operates in 32 Mbps Mode while the other port operates in Non-32 Mbps Mode allow data rate conversion between 32.768 Mbps and 16.384 Mbps without loss to the switching capacity.

1.1 Flexible Configuration

The ZL50057/8 can be configured as a 12 K by 12 K non-blocking unidirectional digital switch, a 6 K by 6 K non-blocking bi-directional digital switch, or as a blocking switch with various switching capacities.

1.1.1 Non-Blocking Unidirectional Configuration (Typical System Configuration)

Because the input and output drivers are synchronous, the user can combine input Backplane streams and input Local streams as well as output Backplane streams and output Local streams to increase the total number of input and output streams of the switch in a unidirectional configuration, as shown in Figure 4.

• 12,288-channel x 12,288-channel non-blocking switching from input to output streams.

1.1.2 Non-Blocking bi-directional Configuration

Another typical application is to configure the ZL50057/8 as a non-blocking 6 K by 6 K bi-directional switch, as shown in Figure 6:

- 6,144-channel x 6,144-channel non-blocking switching from Backplane input to Local output streams
- 6,144-channel x 6,144-channel non-blocking switching from Local input to Backplane output streams
- 6,144-channel x 6,144-channel non-blocking switching from Backplane input to Backplane output streams
- 6,144-channel x 6,144-channel non-blocking switching from Local input to Local output streams




Figure 6 - 6,144 by 6,144 Channels Non-Blocking Bi-directional Configuration

1.1.3 Blocking bi-directional Configuration

The ZL50057/8 can be configured as a blocking bi-directional switch if it is an application requirement. For example, it can be configured as an 8 K by 4 K bi-directional blocking switch, as shown in Figure 5:

- 8,192-channel x 4,096-channel blocking switching from Backplane input to Local output streams
- 4.096-channel x 8,192-channel blocking switching from Local input to Backplane output streams
- 8,192-channel x 8,192-channel non-blocking switching from Backplane input to Backplane output streams
- 4,096-channel x 4,096-channel non-blocking switching from Local input to Local output streams

2.0 Functional Description

2.1 Switching Configuration

The device supports five switching configurations: (1) Unidirectional switch, (2) Backplane-to-Local, (3) Local-to-Backplane, (4) Backplane-to-Backplane, and (5) Local-to-Local. The following sections describe the switching paths in detail. Configurations (2) - (5) enable a blocking switch with 8,192 Backplane input/output channels at Backplane stream data rates of 16.384 Mbps or 32.76 8Mbps, and 4,096 Local input/output channels at Local stream data rates of 16.384 Mbps or 32.768 Mbps. The switching paths of configurations (2) to (5) may be operated simultaneously. When the lower data-rates of 8.192, 4.096, and 2.04 8Mbps are included, there will be a corresponding reduction in switch capacity although conversion between differing rates will be maintained.

2.1.1 Unidirectional Switch

The device can be configured as a 12,288 x 12,288 unidirectional switch by grouping together all input streams and all output streams. All streams can be operated at a data rate of 16.384 Mbps or 32.768 Mbps, or a combination of 16.384 Mbps and 32.768 Mbps (i.e., one rate on the Local streams and the other rate on the Backplane streams). Lower data rates may be used with a corresponding reduction in switch capacity.

2.1.2 Backplane-to-Local Path

The device can provide data switching between the Backplane input port and the Local output port. The Local Connection Memory determines the switching configurations.

2.1.3 Local-to-Backplane Path

The device can provide data switching between the Local input port and the Backplane output port. The Backplane Connection Memory determines the switching configurations.

2.1.4 Backplane-to-Backplane Path

The device can provide data switching between the Backplane input and output ports. The Backplane Connection Memory determines the switching configurations.

2.1.5 Local-to-Local Path

The device can provide data switching between the Local input and output ports. The Local Connection Memory determines the switching configurations.

2.1.6 Port Data Rate Modes and Selection

The bit rate for each input stream is selected by writing to dedicated input bit rate registers, BIBRR0 to BIBRR31 for Backplane Input Bit Rate Registers (see Table 52) and LIBRR0 to LIBRR15 for Local Input Bit Rate Registers (see Table 48).

The bit rate for each output stream is selected by writing to dedicated output bit rate registers, BOBRR0 to BOBRR31 for Backplane Output Bit Rate Registers (see Table 54) and LOBRR0 to LOBRR15 for Local Output Bit Rate Registers (see Table 50).

If the Backplane 32Mbps Mode is selected by setting the Control Register bit MODE32B HIGH, the settings in BIBRRn and BOBRRn are ignored. Similarly, if the Local 32Mbps Mode is selected by setting the Control Register bit MODE32L HIGH, the settings in LIBRRn and LOBRRn are ignored.

Stream Numbers	Rate Selection Capability (for each individual stream)
Local Input streams - LSTi0-7	2.048, 4.096, 8.192 or 16.384 Mbps in Local Non-32 Mbps Mode. All streams at 32.768 Mbps in Local 32 Mbps Mode.
Local Input streams - LSTi8-15	2.048, 4.096, 8.192 or 16.384 Mbps in Local Non-32 Mbps Mode. Unused in Local 32 Mbps Mode.
Backplane Input streams - BSTi0-15	2.048, 4.096, 8.192 or 16.384 Mbps in Backplane Non-32 Mbps Mode. All streams at 32.768 Mbps in Backplane 32 Mbps Mode.
Backplane Input streams - BSTi16-31	2.048, 4.096, 8.192 or 16.384 Mbps in Backplane Non-32 Mbps Mode. Unused in Backplane 32 Mbps Mode.
Local Output streams - LSTo0-7	2.048, 4.096, 8.192 or 16.384 Mbps in Local Non-32 Mbps Mode. All streams at 32.768 Mbps in Local 32 Mbps Mode.
Local Output streams - LSTo8-15	2.048, 4.096, 8.192 or 16.384 Mbps in Local Non-32 Mbps Mode. Unused in Local 32 Mbps Mode.
Backplane Output streams - BSTo0-15	2.048, 4.096, 8.192 or 16.384 Mbps in Backplane Non-32 Mbps Mode. All streams at 32.768 Mbps in Backplane 32 Mbps Mode.
Backplane Output streams - BSTo16-31	2.048, 4.096, 8.192 or 16.384 Mbps in Backplane Non-32 Mbps Mode. Unused in Backplane 32 Mbps Mode.

Table 1 - Per-stream Input and Output Data Rate Selection: Backplane and Local

2.1.7 Local Port Rate Selection

The Local port has 16 input (LSTi0-15) and 16 output (LSTo0-15) data streams.

The Local streams can be operated in one of two modes, Local Non-32 Mbps Mode and Local 32 Mbps Mode. The Local stream data rates are not affected by the operating mode of the Backplane port. The operating mode of the Local side is determined by the state of the Control Register bit MODE32L. Setting this bit HIGH will invoke the Local 32 Mbps Mode. Setting the bit LOW will invoke the Non-32 Mbps Mode. The default value of this bit on device reset is LOW. The timing of the input and output clocks and frame pulses is shown in Figure 8, Input and Output (Generated) Frame Pulse Alignment for Different Data Rates.

Local Non-32 Mbps Mode: Each of the Local streams (LSTi0-15 and LSTo0-15) can be independently programmed for a data rate of 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps.

Local 32 Mbps Mode: 8 of the Local input streams (LSTi0-7) and 8 of the Local output streams (LSTo0-7) operate at a fixed rate of 32.768 Mbps. In this mode, the remaining input and output streams are unused.

2.1.7.1 Local Input Port

The input traffic on the Local streams are aligned based on the FP8i and C8i input timing signals. Each input stream, LSTi0-15, can be individually set to operate at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps by programming the LIBR1-0 bits in the Local Input Bit Rate Register (LIBRR0-15). The Local streams can also be set to operate at 32.768 Mbps. When the MODE32L bit in the Control Register is set high, the first 16 input streams, LSTi0-7, operate at 32.768 Mbps and the remaining 16 streams, LSTi8-15, will not be used and must be connected to a defined logic level.

2.1.7.2 Local Output Port

The output traffic on the Local streams are aligned based on the FP80 and C80 output timing signals. Operation of stream data in Connection Mode or Message Mode is determined by the state of the LMM bit of the Local Connection Memory. The channel high impedance state is controlled by the LE bit of the Local Connection Memory.

The data source (i.e. from the Local or Backplane Data Memory) is determined by the LSRC bit of the Local Connection Memory. Refer to Section 9.1, Local Connection Memory, and Section 12.3, Local Connection Memory Bit Definition for more details. Each output stream, LSTo0-15, can be individually set to operate at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps by programming the LOBR1-0 bits in the Local Output Bit Rate Register (LOBRR0-15). The Local streams can also be set to operate at 32.768 Mbps. When the MODE32L bit in the Control Register is set high, the first 8 output streams, LSTo0-7, operate at 32.768 Mbps and the remaining 8 streams, :STo8-15, will not be used and must be connected to a defined logic level.

2.1.8 Backplane Port Rate Selection

The Backplane port has 32 input (BSTi0-31) and 32 output (BSTo0-31) data streams.

The Backplane streams can be operated in one of two modes, Backplane Non-32 Mbps Mode and Backplane 32 Mbps Mode. The Backplane stream data rates are not affected by the operating mode of the Local port. The operating mode of the Backplane side is determined by the state of the Control Register bit MODE32B. Setting this bit HIGH will invoke the Backplane 32 Mbps Mode. Setting the bit LOW will invoke the Non-32 Mbps Mode. The default value of this bit on device reset is LOW. The timing of the input and output clocks and frame pulses is shown in Figure 8, Input and Output (Generated) Frame Pulse Alignment for Different Data Rates.

Backplane Non-32 Mbps Mode: Each of the Backplane streams (BSTi0-31 and BSTo0-31) can be independently programmed for a data rate of 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps.

Backplane 32 Mbps Mode: 16 of the Backplane input streams (BSTi0-15) and 16 of the Backplane output streams (BSTo0-15) operate at a fixed rate of 32.768 Mbps. In this mode, the remaining input and output streams are unused.

2.1.8.1 Backplane Input Port

The input traffic on the Backplane streams are aligned based on the $\overline{FP8i}$ and $\overline{C8i}$ input timing signals. Each input stream, BSTi0-31, can be individually set to operate at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps by programming the BIBR1-0 bits in the Backplane Input Bit Rate Register (BIBRR0-31). The Backplane streams can also be set to operate at 32.768 Mbps. When the MODE32B bit in the Control Register is set high, the first 16 input streams, BSTi0-15, operate at 32.768 Mbps and the remaining 16 streams, BSTi16-31, will not be used and must be connected to a defined logic level.

2.1.8.2 Backplane Output Port

The output traffic on the Backplane streams are aligned based on the FP80 and C80 output timing signals. Operation of stream data in Connection Mode or Message Mode is determined by the state of the BMM bit of the Backplane Connection Memory and the channel high impedance state is controlled by the BE bit of the Backplane Connection Memory. The data source (i.e. from the Local or Backplane Data Memory) is determined by the BSRC bit of the Backplane Connection Memory. Refer to Section 9.2, Backplane Connection Memory and Section 12.4, Backplane Connection Memory Bit Definition for more details. Each output stream, BSTo0-31, can be individually set to operate at 2.048 Mbps, 4.096 Mbps, 8.192 Mbps or 16.384 Mbps by programming the BOBR1-0 bits in the Backplane Output Bit Rate Register (BOBRR0-31). The Backplane streams can also be set to operate at 32.768 Mbps. When the MODE32B bit in the Control Register is set high, the first 16 output streams, BSTo0-15, operate at 32.768 Mbps and the remaining 16 streams, BSTo16-31, will not be used and must be connected to a defined logic level.