# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







- Development Kit available
- •
- Quick circuit customization possible for large production volumes

#### **Physical Characteristics**

- Supply voltage 2.7 to 5.5 V, with external JFET • 5.5V to 30 V
- Current consumption depending on adjusted ٠ sample rate: 0.25 mA to 1 mA
- Wide operational temperature: -50 to +150°C

#### ZSC31010 Application Circuit – Digital Output



#### **Brief Description**

IDT

The ZSC31010 is a sensor signal conditioner integrated circuit, which enables easy and precise calibration of resistive bridge sensors via EEPROM. When mated to a resistive bridge sensor, it will digitally correct offset and gain with the option to correct offset and gain coefficients and linearity over temperature. A second-order compensation can be enabled for temperature coefficients of gain or offset or bridge linearity. The ZSC31010 communicates via IDT's ZACwire<sup>™</sup> serial interface to the host computer and is easily mass calibrated in a Windows® environment. Once calibrated, the output pin Sig<sup>™</sup> can provide selectable 0 to 1 V, rail-to-rail ratiometric analog output, or digital serial output of bridge data with optional temperature data.

#### **Features**

- Digital compensation of sensor offset, sensitivity, temperature drift, and non-linearity
- Accommodates differential sensor signal spans, from 3 mV/V to 105 mV/V
- ZACwire<sup>™</sup> One-Wire Interface (OWI)
- Internal temperature compensation and detection via bandgap PTAT (proportional to absolute temperature)
- Output options: rail-to-rail analog output voltage, • absolute analog voltage, digital ZACwire™ One-Wire Interface (OWI)
- Optional sequential output of both temperature ٠ and bridge readings on ZACwire<sup>™</sup> digital output
- Fast response time, 1 ms (typical)
- High voltage protection up to 30 V with ٠ external JFET
- Chopper-stabilized true differential ADC
- Buffered and chopper-stabilized output DAC

### **Benefits**

- No external trimming components required
- Simple PC-controlled configuration and ٠ calibration via ZACwire<sup>™</sup> One-Wire Interface
- High accuracy (±0.1% FSO @ -25 to 85°C; ±0.25% FSO @ -50 to 150°C)
- Single pass calibration quick and precise
- Suitable for battery-powered applications
- Small SOP8 package

### Available Support

- Mass Calibration Kit available
- Support for industrial mass calibration available



1



#### ZSC31010 Block Diagram

Highly Versatile Applications in Many Markets Including

- Industrial
- Building Automation
- Office Automation
- White Goods
- Automotive
- Portable Devices
- Your Innovative Designs

#### Rail-to-Rail Ratiometric Voltage Output Applications



#### JEET (optional if supply is 2.7 to 5.5 V) 5.5 V to 30 V - VSUPPLY D :01 uE 2.7 to 5.5 V VDD Vgate RBic<sub>LITE</sub>™ ZSC31010 Temp. VDD DAC Reference Regulator 0 V to 1 V Ratiometric Rail-to-Rail INMUX PREAMP ADC OUTBUF VBI OWI/ ZACwire<sup>™</sup> Bsink Г optiona Power Save 1nF ZACwire<sup>™</sup> EEPROM DSP Interface POR Osc. Analog Block Digital Block vss

#### Absolute Analog Voltage Output Applications



#### Ordering Examples (Please see section 11 in the data sheet for additional options.)

Sales Code	Description	Package
ZSC31010CEB	ZSC31010 Die — Temperature range: -50°C to +150°C	Unsawn on Wafer
ZSC31010CEC	ZSC31010 Die — Temperature range: -50°C to +150°C	Sawn on Wafer Frame
ZSC31010CEG1	ZSC31010 SOP8 (150 mil) — Temperature range: -50°C to +150°C	Tube: add "-T" to sales code Reel: add "-R"
ZSC31010KIT	ZSC31010 ZACwire™ SSC Evaluation Kit: Communication Board, SSC Board, Sensor Replacement Board, USB Cable, 5 IC Samples	Kit



Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 www.IDT.com

Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com/go/sales

#### Tech Support

www.IDT.com/go/support

DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of DT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners. For datasheet type definitions and a glossary of common terms, visit <u>www.idt.com/go/glossary</u>. All contents of this document are copyright of Integrated Device Technology, Inc. All rights reserved.

# Contents

List of Figur	es	4
List of Table	9S	5
1 Electric	al Characteristics	6
1.1. Ab	solute Maximum Ratings	6
1.2. Re	commended Operating Conditions	6
1.3. El€	ectrical Parameters	7
1.3.1.	Supply/Regulation Characteristics	7
1.3.2.	Analog Front-End (AFE) Characteristics	7
1.3.3.	EEPROM Parameters	7
1.3.4.	A/D Converter Characteristics	7
1.3.5.	Analog Output (DAC and Buffer) Characteristics	7
1.3.6.	ZACwire™ Serial Interface	8
1.3.7.	System Response Characteristics	8
1.4. An	alog Inputs versus Output Resolution	9
2 Circuit	Description	11
2.1. Sig	nal Flow and Block Diagram	11
2.2. An	alog Front End	12
2.2.1.	Bandgap/PTAT and PTAT Amplifier	12
2.2.2.	Bridge Supply	12
2.2.3.	PREAMP Block	12
2.2.4.	Analog-to-Digital Converter (ADC)	12
2.3. Dig	jital Signal Processor	13
2.3.1.	EEPROM	14
2.3.2.	One-Wire Interface—ZACwire™	14
2.4. Ou	tput Stage	15
2.4.1.	Digital to Analog Converter (Output DAC)	15
2.4.2.	Output Buffer	15
2.4.3.	Voltage Reference Block	15
2.5. Clo	ock Generator / Power-On Reset (CLKPOR)	16
2.5.1.	Trimming the Oscillator	17
3 Functio	nal Description	18
3.1. Ge	neral Working Mode	18
3.2. ZA	Cwire™ Communication Interface	19
3.2.1.	Properties and Parameters	19
3.2.2.	Bit Encoding	20
3.2.3.	Write Operation from Master to ZSC31010	20
3.2.4.	ZSC31010 Read Operations	21
3.2.5.	High Level Protocol	24

:	3.3.	Command/Data Bytes Encoding	24
:	3.4.	Calibration Sequence	25
:	3.5.	EEPROM Bits	27
:	3.6.	Calibration Math	29
	3.6.	1. Correction Coefficients	29
	3.6.	2. Interpretation of Binary Numbers for Correction Coefficients	30
:	3.7.	Reading EEPROM Contents	34
4	Арр	plication Circuit Examples	35
4	4.1.	Three-Wire Rail-to-Rail Ratiometric Output	35
4	1.2.	Absolute Analog Voltage Output	36
4	1.3.	Three-Wire Ratiometric Output with Over-Voltage Protection	36
4	1.4.	Digital Output	37
4	1.5.	Output Short Protection	37
5	Def	ault EEPROM Settings	38
6	Pin	Configuration and Package	39
7	ESI	D/Latch-Up-Protection	40
8	Tes	st	40
9	Qua	ality and Reliability	40
10	Cus	stomization	40
11	Ord	lering Codes	41
12	Rel	ated Documents	41
13	Def	initions of Acronyms	41
14	Doc	cument Revision History	42

# List of Figures

Figure 2.1	ZSC31010 Block Diagram	.11
Figure 2.2	DAC Output Timing for Highest Update Rate	.15
Figure 3.1	General Working Mode	.18
Figure 3.2	Manchester Duty Cycle	.20
Figure 3.3	19-Bit Write Frame	.20
Figure 3.4	Read Acknowledge	.21
Figure 3.5	Digital Output (NOM) Bridge Readings	.21
Figure 3.6	Digital Output (NOM) Bridge Readings with Temperature	.22
Figure 3.7	Read EEPROM Contents	.22
Figure 3.8	Transmission of a Number of Data Packets	.22
Figure 3.9	ZACwire™ Output Timing for Lower Update Rates	.23
Figure 4.1	Rail-to-Rail Ratiometric Voltage Output	.35

Figure 4.2	Absolute Analog Voltage Output	
Figure 4.3	Ratiometric Output, Temperature Compensation via Internal Diode	36
Figure 6.1	ZSC31010 Pin-Out Diagram	

# **List of Tables**

Table 1.1	ADC Resolution Characteristics for an Analog Gain of 6	9
Table 1.2	ADC Resolution Characteristics for an Analog Gain of 12	9
Table 1.3	ADC Resolution Characteristics for an Analog Gain of 24	10
Table 1.4	ADC Resolution Characteristics for an Analog Gain of 48	10
Table 2.1	Order of Trim Codes	16
Table 2.2	Oscillator Trimming	17
Table 3.1	Pin Configuration and Latch-Up Conditions	19
Table 3.2	Total Transmission Time for Different Update Rate Settings and Output Configuration	23
Table 3.3	Special Measurement versus Update Rate	23
Table 3.4	Command/Data Bytes Encoding	24
Table 3.5	Programming Details for Command 30 <sub>H</sub>	25
Table 3.6	ZSC31010 EEPROM Bits	27
Table 3.7	Correction Coefficients	29
Table 3.8	Gain_B[13:0] Weightings	30
Table 3.9	Offset_B Weightings	31
Table 3.10	Gain_T Weightings	31
Table 3.11	Offset_T Weightings	32
Table 3.12	EEPROM Read Order	34
Table 4.1	Resistor Values for Short Protection	37
Table 5.1	Factory Settings for the ZSC31010 EEPROM	38
Table 6.1	Storage and Soldering Conditions for the SOP-8 Package	
Table 6.2	ZSC31010 Pin Configuration	

# **1** Electrical Characteristics

#### 1.1. Absolute Maximum Ratings

**Note:** The absolute maximum ratings are stress ratings only. The device might not function or be operable above the operating conditions given in section 1.2. Stresses exceeding the absolute maximum ratings might also damage the device. In addition, extended exposure to stresses above the recommended operating conditions might affect device reliability. IDT does not recommend designing to the "Absolute Maximum Ratings."

Parameter	Symbol	Conditions	Min	Max	Unit
Analog Supply Voltage	V <sub>DD</sub>		-0.3	6.0	V
Voltages at Analog I/O – In Pin	V <sub>INA</sub>		-0.3	VDD+0.3	V
Voltages at Analog I/O – Out Pin	V <sub>OUTA</sub>		-0.3	VDD+0.3	V
Storage Temperature Range	T <sub>STG</sub>		-50	150	°C
Storage Temperature Range	T <sub>STG &lt;10h</sub>	For periods < 10 hours	-50	170	°C

Note: Also see Table 6.1 regarding soldering temperature and storage conditions for the SOP-8 package.

#### 1.2. Recommended Operating Conditions

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Analog Supply Voltage to Ground	V <sub>DD</sub>		2.7	5.0	5.5	V
Analog Supply Voltage (with external JFET Regulator)	V <sub>SUPP</sub>		5.5	7	30	V
Common Mode Voltage	V <sub>CM</sub>		1		V <sub>DDA</sub> - 1.3	V
Ambient Temperature Range 1, 2)	T <sub>AMB</sub>		-50		150	°C
External Capacitance between V <sub>DD</sub> and Ground	$C_{VDD}$		100	220	470	nF
Output Load Resistance to VDD	R <sub>L,OUT</sub>		2.5	10		kΩ
Output Load Resistance to $V_{SS}$ <sup>3) 4)</sup>	R <sub>L,OUT</sub>		2.5	20		kΩ
Output Load Capacitance 5)	C <sub>L,OUT</sub>		1	10	15	nF
Bridge Resistance 6)	R <sub>BR</sub>		0.2		100	kΩ
Power ON Rise Time	tPON				100	ms

<sup>1)</sup> Note that the maximum EEPROM programming temperature is 85°C.

<sup>2)</sup> If buying die, designers should use caution not to exceed maximum junction temperature by proper package selection.

<sup>3)</sup> When using the output for digital calibration, no pull down resistor is allowed.

<sup>4)</sup> For loads less than 20 k $\Omega$  to VSS an equivalent strength (or lower) pull-up resistor must be added.

 $^{5)}$  Using the output for digital calibration, C<sub>L,OUT</sub> is limited by the maximum rise time T<sub>ZAC,rise</sub>.

<sup>6)</sup> Note: Minimum bridge resistance is only a factor if using the Bsink feature. The nominal  $R_{DS}(ON)$  of the Bsink transistor is 10 Ω when operating at  $V_{DD} = 5$  V, and 15 Ω when operating at  $V_{DD} = 3.0$  V. This does give rise to a ratiometricity inaccuracy that becomes greater with low bridge resistances.

#### 1.3. Electrical Parameters

See important table notes at the end of the table. Note: For parameters marked with an asterisk, there is no verification in mass production; the parameter is guaranteed by design and/or quality observation.

Parameter Symbol		Conditions	Min	Тур	Мах	Unit
1.3.1. Supply/Regulation Char	acteristic	S				
Supply Voltage	V <sub>DD</sub>		2.7	5.0	5.5	V
Supply Current (varies with	I <sub>DD</sub>	At minimum update rate		0.25		m (
update rate and output mode)		At maximum update rate		1.0	1.2	ША
Temperature Coefficient –	TCREG	Tem10°C to 120°C			35	nnm/k
Regulator (worst case) *		Temp. < -10°C and > 120°C			100	ppin/K
Power Supply Rejection Ratio *	PSRR	DC < 100 Hz (JFET regulation loop using mmbf4392 and 0.1 μF decoupling cap)	60			dB
		AC < 100 kHz (JFET regulation loop using mmbf4392 and 0.1 μF decoupling cap)	45			dB
Power-On Reset Level	POR		1.4		2.6	V
1.3.2. Analog Front-End (AFE)	Characte	eristics				
Leakage Current Pin VBP, VBN	I <sub>IN_LEAK</sub>				±10	nA
1.3.3. EEPROM Parameters						
Number Write Cycles	n <sub>wri_eep</sub>	At 150°C At 85°C			100 100k	Cycles
Data Retention	t <sub>WRI_EEP</sub>	At 100°C			10	Years
1.3.4. A/D Converter Characte	ristics					
ADC Resolution	r <sub>ADC</sub>			14		Bit
Integral Nonlinearity (INL) <sup>1)</sup>	INLADC		-4		+4	LSB
Differential Nonlinearity (DNL) *			-1		+1	LSB
Response Time	T <sub>RES,ADC</sub>	Varies with update rate. Value given at fastest rate.		1		ms
1.3.5. Analog Output (DAC an	d Buffer)	Characteristics				
Max. Output Current	I <sub>OUT</sub>	Max. current maintaining accuracy	2.2			mA
Resolution	r <sub>out</sub>	Referenced to V <sub>DD</sub>			11	Bit
Absolute Error	E <sub>ABS</sub>	DAC input to output	-10		+10	mV
Differential Nonlinearity *	DNL	No missing codes	-0.9		+1.5	LSB <sub>11Bit</sub>
Upper Output Voltage Limit	V <sub>OUT</sub>	$R_L = 2.5 \text{ k}\Omega$	95%			V <sub>DD</sub>
Lower Output Voltage Limit	V <sub>OUT</sub>				16.5	mV

© 2016 Integrated Device Technology, Inc.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
1.3.6. ZACwire™ Serial Interface							
ZACwire <sup>™</sup> Line Resistance *	R <sub>ZAC,line</sub>	The rise time $T_{ZAC,rise}$ must be			3.9	kΩ	
ZACwire <sup>™</sup> Load Capacitance *	C <sub>ZAC,load</sub>	$2 * R_{ZAC,line} * C_{ZACload} \le 5\mu s.$ If using a pull-up resistor instead of a line resistor, it must meet this specification.	0	1	15	nF	
ZACwire <sup>™</sup> Rise Time *	T <sub>ZAC,rise</sub>				5	μs	
Voltage Level Low *	V <sub>ZAC,low</sub>			0	0.2	V <sub>DD</sub>	
Voltage Level High *	$V_{\text{ZAC,low}}$		0.8	1		V <sub>DD</sub>	
1.3.7. System Response Char	acteristic	S					
Start-Up-Time	t <sub>STA</sub>	Power-up to output			10	ms	
Response Time	t <sub>RESP</sub>	Update_rate = 1 kHz (1 ms)		1	2	ms	
Sampling Rate	f <sub>S</sub>	Update_rate = 1 kHz (1 ms)		1000		Hz	
Overall Linearity Error	E <sub>LIND</sub>	Bridge input to output – Digital		0.025	0.04	%	
Overall Linearity Error	E <sub>LINA</sub>	Bridge input to output – Analog		0.1	0.2	%	
Overall Ratiometricity Error	RE <sub>out</sub>	±10%VDD, not using Bsink feature			0.035	%	
Overall Accuracy – Digital	10	-25°C to 85°C			±0.1%	0/ F0O	
(only IC, without sensor bridge)	ACoutD	-50°C to 150°C			±0.25%	%F3U	
		-25°C to 85°C			±0.25%		
Overall Accuracy – Analog	ACoutA	-40°C to 125°C			±0.35%	%FSO	
		-50°C to 150°C			±0.5%		

<sup>1)</sup> Note: This is ± 4 LSBs to the 14-bit A-to-D conversion. This implies absolute accuracy to 12 bits on the A-to-D result. Non-linearity is typically better at temperatures less than 125°C.

<sup>2)</sup> Not included is the quantization noise of the DAC. The 11-bit DAC has a quantization noise of  $\pm \frac{1}{2}$  LSB = 1.22 mV (5V VDD) = 0.025%

<sup>3)</sup> Analog output range 2.5% to 95%.

#### 1.4. Analog Inputs versus Output Resolution

The ZSC31010 incorporates an extended 14-bit charge-balanced ADC, which allows for a single gain setting on the pre-amplifier to handle bridge sensitivities from 1.2 to 36 mV/V while maintaining 8 to 12 bits of output resolution with a default analog gain of 24. Selectable gain settings allow accommodating bridges with different sensitivities. The tables below illustrate the minimum resolution achievable for a variety of bridge sensitivities. The yellow shadowed fields indicate that for these input spans with the selected analog gain setting, the quantization noise is higher than 0.1% FSO.

Analog Gain 6									
	Input Span [mV/V]		Allowed Offset	Minimum Guaranteed					
Min	Тур	Мах	(+/- % of Span) <sup>1)</sup>	Resolution [Bits]					
57.3	80.0	105.8	38%	13.3					
50.6	70.0	92.6	53%	13.1					
43.4	60.0	79.4	73%	12.9					
36.1	50.0	66.1	101%	12.6					
28.9	40.0	52.9	142%	12.3					
21.7	30.0	39.7	212%	11.9					
<sup>1)</sup> In addition to Tco, 1	<sup>1)</sup> In addition to Tco. Tco								

#### Table 1.1 ADC Resolution Characteristics for an Analog Gain of 6

#### Table 1.2 ADC Resolution Characteristics for an Analog Gain of 12

Analog Gain 12								
Input Span [mV/V]			Allowed Offset	Minimum Guaranteed				
Min	Тур	Мах	(+/- % of Span) <sup>1)</sup>	Resolution [Bits]				
43.3	60.0	79.3	3%	13.0				
36.1	50.0	66.1	17%	12.7				
25.3	35.0	46.3	53%	12.2				
18.0	25.0	33.0	101%	11.7				
14.5	20.0	26.45	142%	11.4				
7.2	10.0	13.22	351%	10.4				
3.6	5.0	6.6	767%	9.4				
<sup>1)</sup> In addition to Tco, Tcg								

Note: Yellow shadowing indicates that for these input spans with the selected analog gain setting, the quantization noise is > 0.1% FSO.

	Analog Gain 24					
Input Span [mV/V]			Allowed Offset	Minimum Guaranteed		
Min	Тур	Мах	(+/- % of Span) <sup>1)</sup>	Resolution [Bits]		
16	25.0	36	25%	12.6		
12.8	20.0	28.8	50%	12		
6.4	10.0	14.4	150%	11		
3.2	5.0	7.2	400%	10		
1.6	2.5	3.6	900%	9		
0.8	1.2	1.7	2000%	8		
<sup>1)</sup> In addition to Tco,To Note: Yellow shadow	cg ving indicates that for th	nese input spans with	the selected analog gain setting, the	quantization noise is > 0.1% FSO.		

#### Table 1.3 ADC Resolution Characteristics for an Analog Gain of 24

#### Table 1.4 ADC Resolution Characteristics for an Analog Gain of 48

Analog Gain 48						
	Input Span [mV/V]		Allowed Offset	Minimum Guaranteed		
Min	Тур	Max	(+/- % of Span) <sup>1)</sup>	Resolution [Bits]		
10.8	15.0	19.8	3%	13		
7.2	10.0	13.2	35%	12.4		
4.3	6.0	7.9	100%	11.7		
2.9	4.0	5.3	190%	11.1		
1.8	2.5	3.3	350%	10.4		
1.0	1.4	1.85	675%	9.6		
0.72	1.0	1.32	975%	9.1		
1)						

<sup>1)</sup> In addition to Tco,Tcg

Note: Yellow shadowing indicates that for these input spans with the selected analog gain setting, the quantization noise is > 0.1% FSO.

# 2 Circuit Description

#### 2.1. Signal Flow and Block Diagram

The ZSC31010 resistive bridge sensor interface ICs were specifically designed as a cost-effective solution for sensing in building automation, industrial, office automation, and white goods applications. The RBic<sub>Lite</sub>™ employs IDT's high precision bandgap with proportional-to-absolute temperature (PTAT) output; a low-power 14-bit analog-to-digital converter (ADC, A2D, A-to-D); and an on-chip DSP core with EEPROM to precisely calibrate the bridge output signal. Three selectable output modes, two analog and one digital, offer the ultimate in versatility across many applications.

The ZSC31010 rail-to-rail ratiometric analog output Vout signal (0 to 5 V, Vout @ VDD = 5 V) suits most building automation and automotive requirements. Typical office automation and white goods applications require the 0 to 1 Vout signal, which in the ZSC31010 is referenced to the internal bandgap. Direct interfacing to microprocessor controllers is facilitated via IDT's single-wire serial ZACwire<sup>TM</sup> digital interface.

The ZSC31010 is capable of running in high-voltage (5.5 to 30 V) systems when combined with an external JFET.



Figure 2.1 ZSC31010 Block Diagram

#### 2.2. Analog Front End

#### 2.2.1. Bandgap/PTAT and PTAT Amplifier

The highly linear Bandgap/PTAT provides the PTAT signal to the ADC, which allows accurate temperature conversion. In addition, the ultra-low ppm-Bandgap provides a stable voltage reference over temperature for the operation of the rest of the IC.

The PTAT signal is amplified through a path in the pre-amplifier (PREAMP) and fed to the ADC for conversion. The most significant 12 bits of this converted result are used for temperature measurement and temperature correction of bridge readings. When temperature is output in Digital Mode, only the most significant 8 bits are given.

#### 2.2.2. Bridge Supply

The voltage driven bridge is usually connected to  $V_{DD}$  and ground. As a power savings feature, the ZSC31010 also includes a switched transistor to interrupt the bridge current via the Bsink pin. The transistor switching is synchronized to the A/D-conversion and released after finishing the conversion. To utilize this feature, the low supply of the bridge should be connected to Bsink instead of ground.

Depending on the programmable update rate, the average current consumption (including bridge current) can be reduced to approximately 20%, 5% or 1%.

#### 2.2.3. PREAMP Block

The differential signal from the bridge is amplified through a chopper-stabilized instrumentation amplifier with very high input impedance, designed for low noise and low drift. This PREAMP provides gain for the differential signal and re-centers its DC to  $V_{DD}/2$ . The output of the PREAMP block is fed into the A/D-converter. The calibration sequence performed by the digital core includes an auto-zero sequence to null any drift in the PREAMP state over temperature.

The PREAMP is nominally set to a gain of 24. Other possible gain settings are 6, 12, and 48.

The inputs to the PREAMP from the VBN/VBP pins can be reversed via an EEPROM configuration bit.

#### 2.2.4. Analog-to-Digital Converter (ADC)

A 14-bit/1 ms 2<sup>nd</sup>-order charge-balancing ADC is used to convert signals coming from the PREAMP. The converter, designed in full differential switched-capacitor technique, is used for converting the various signals to the digital domain. This principle offers the following advantages:

- High noise immunity because of the differential signal path and integrating behavior
- Independent from clock frequency drift and clock jitter
- Fast conversion time owing to second order mode

Four selectable values for the zero point of the input voltage allow the conversion to adapt to the sensor's offset parameter. The conversion rate varies with the programmed update rate. The fastest conversion rate is 1 k samples/s; the response time is then 1 ms. Based on a best fit, the Integral Nonlinearity (INL) is < 4 LSB<sub>14Bit</sub>.

<sup>© 2016</sup> Integrated Device Technology, Inc.

#### 2.3. Digital Signal Processor

A digital signal processor (DSP) is used for processing the converted bridge data as well as for performing temperature correction and for computing the temperature value for output on the digital channel.

The DSP reads correction coefficients from the EEPROM and can correct for

- Bridge Offset
- Bridge Gain
- Variation of Bridge Offset over Temperature (Tco)
- Variation of Bridge Gain over Temperature (Tcg)
- A Single Second Order Effect (SOT Second Order Term)

The EEPROM contains a single SOT that can be applied to correct one and only one of the following:

- 2<sup>nd</sup> order behavior of bridge measurement
- 2<sup>nd</sup> order behavior of Tco
- 2<sup>nd</sup> order behavior of Tcg

(For more details, see section 3.6.1.)

If the SOT applies to correcting the bridge reading, then the correction formula for the bridge reading is represented as a two step process as follows:

$$ZB = Gain_B(1 + \Delta T * Tcg) * (BR_Raw + Offset_B + \Delta T * Tco)$$
(1)

$$BR = ZB(1.25 + SOT * ZB)$$

#### Where:

BR	= Corrected Bridge reading that is fed as digital or analog output on Sig <sup>™</sup> pin					
ZB	= Intermediate result in the calculations					
BR_Raw	= Raw Bridge reading from ADC					
T_Raw	= Raw Temperature reading converted from PTAT signal					
Gain_B	= Bridge gain term					
Offset_B	= Bridge offset term					
Тсд	= Temperature coefficient gain					
Тсо	= Temperature coefficient offset					
ΔT	= (T_Raw - T <sub>SETL</sub> )					
T_Raw	= Raw Temperature reading converted from PTAT signal					
T <sub>SETL</sub>	= Raw PTAT reference value (See Technical Note—ZSC31010, ZSC31015, and ZSSC3015 Calibration Sequence, DLL, and EXE for details.)					
SOT	= Second Order Term					

Note: See section 3.6.2.7 for limitations when SOT applies to the bridge reading.

© 2016 Integrated Device Technology, Inc.

(2)

(5)

If the **SOT** applies to correcting the 2<sup>nd</sup> order behavior of **Tco**, then the formula for bridge correction is as follows:

$$BR = Gain_B(1 + \Delta T * Tcg) * [BR_Raw + Offset_B + \Delta T(SOT * \Delta T + Tco)]$$
(3)

Note: See section 3.6.2.7 for limitations when SOT applies to Tco.

If the SOT applies to correcting the 2<sup>nd</sup> order behavior of Tcg, then the formula for bridge correction is as follows:

$$BR = Gain_B[1 + \Delta T(SOT * \Delta T + Tcg)] * [BR_Raw + Offset_B + \Delta T * Tco]$$
(4)

The bandgap reference gives a very linear PTAT signal, so temperature correction can always simply be accomplished with a linear gain and offset term.

Corrected Temp Reading:

 $T = Gain_T(T_Raw + Offset_T)$ 

#### Where:

- T\_Raw = Raw Temperature reading converted from PTAT signal
- Offset\_T = Temperature sensor offset coefficient
- Gain\_T = Temperature gain coefficient

#### 2.3.1. EEPROM

The EEPROM contains the calibration coefficients for gain and offset, etc., and the configuration bits, such as output mode, update rate, etc. When programming the EEPROM, an internal charge-pump voltage is used, so a high voltage supply is not needed. The EEPROM is implemented as a shift register. During an EEPROM read, the contents are shifted 8 bits before each transmission of one byte occurs.

The charge-pump is internally regulated to 12.5 V, and the programming time is typically 6 ms.

Note: EEPROM writing can only be performed at temperatures lower than 85°C.

#### 2.3.2. One-Wire Interface—ZACwire™

The IC communicates via a One-Wire Serial Interface (OWI, ZACwire<sup>™</sup>). There are different commands available for the following:

- Reading the conversion result of the ADC (Get\_BR\_Raw, Get\_T\_Raw)
- Calibration commands
- Reading from the EEPROM (dump of entire contents)
- Writing to the EEPROM (trim setting, configuration, and coefficients)

#### 2.4. Output Stage

#### 2.4.1. Digital to Analog Converter (Output DAC)

An 11-bit DAC, based on sub-ranging resistor strings, is used for the digital-to-analog output conversion in the analog ratiometric and absolute analog voltage modes. Selection during calibration configures the system to operate in either of these modes. The design allows for excellent testability as well as low power consumption.

Figure 2.2 shows the data timing of the DAC output with the 1 kHz update rate setting.

Figure 2.2 DAC Output Timing for Highest Update Rate



#### 2.4.2. Output Buffer

A rail-to-rail operational amplifier (OpAmp) configured as a unity gain buffer can drive resistive loads (whether pull-up or pull-down) as low as  $2.5 \text{ k}\Omega$  and capacitances up to 15 nF. To limit the error due to amplifier offset voltage, an error compensation circuit is included which tracks and reduces the offset voltage to < 1 mV.

#### 2.4.3. Voltage Reference Block

A linear regulator control circuit is included in the Voltage Reference Block to interface with an external JFET to allow operation in systems where the supply voltage exceeds 5.5 V. This circuit can also be used for overvoltage protection. The regulator set point has a coarse adjustment via an EEPROM bit (see section 2.3.1), which can adjust the set point around 5.0 V or 5.5 V. In addition, the 1 V trim setting (see below) can also act as a fine adjustment for the regulation set point.

Note: If using the external JFET for over-voltage protection purposes (i.e., 5 V at JFET drain and expecting 5 V at JFET source), there will be a voltage drop across the JFET; therefore ratiometricity will be compromised somewhat depending on the rds(on) of the chosen JFET. A Vishay J107 is the best choice, because it has only an 8 mV drop worst case. If using as regulation instead of over-voltage, an MMBF4392 also works well.

The Voltage Reference Block uses the absolute reference voltage provided by the Bandgap to produce two regulated on-chip voltage references. A 1 V reference is used for the output DAC high reference, when the part is configured for 0 to 1 V analog output. For this reason, the 1 V reference must be very accurate and includes trim, such that its value can be trimmed within +/-3 mV of 1.0 V. The 1 V reference is also used as the on-chip reference for the JFET regulator block, so the regulation set point of the JFET regulator can be fine-tuned, using the 1 V trim. The 5 V reference can be trimmed within +/-15 mV. Table 2.1 shows the order of trim codes with 0111<sub>B</sub> for the lowest reference voltage, and 1000<sub>B</sub> for the highest reference voltage.

<sup>© 2016</sup> Integrated Device Technology, Inc.

Table 2.1Order of Trim Codes

Order	1Vref/5Vref_trim3	1Vref/5Vref_trim2	1Vref/5Vref_trim1	1Vref/5Vref_trim0
Highest Reference Voltage	1	0	0	0
	1	0	0	1
	1	0	1	0
	1	0	1	1
	1	1	0	0
	1	1	0	1
	1	1	1	0
	1	1	1	1
	0	0	0	0
	0	0	0	1
	0	0	1	0
	0	0	1	1
	0	1	0	0
	0	1	0	1
	0	1	1	0
Lowest Reference Voltage	0	1	1	1

### 2.5. Clock Generator / Power-On Reset (CLKPOR)

If the power supply exceeds 2.5 V (maximum), the reset signal de-asserts, and the clock generator starts operating at a frequency of approximately 512 kHz (+17% / -22%). The exact value only influences the conversion cycle time and the communication to the outside world, but not the accuracy of signal processing. In addition, to minimize the oscillator error as the  $V_{DD}$  voltage changes, an on-chip regulator is used to supply the oscillator block.

#### 2.5.1. Trimming the Oscillator

Trimming is performed at wafer level, and it is strongly recommended that this is not to be changed during calibration, because ZACwire<sup>™</sup> communication is no longer guaranteed at different oscillator frequencies.

Table 2.2 Oscillator Trimming

Trimming Bits	Delta Frequency (kHz)
100	+385
101	+235
110	+140
111	+65
000	Nominal
001	-40
010	-76
011	-110

Example: Programming  $011_B \rightarrow$  the trimmed frequency = nominal value - 110 kHz.

# 3 Functional Description

#### 3.1. General Working Mode

The command/data transfer takes place via the one-wire Sig<sup>™</sup> pin, using the ZACwire<sup>™</sup> serial communication protocol. After power-on, the IC waits for 6 ms (i.e., the command window) for the Start\_CM command. Without this command, the Normal Operation Mode (NOM) starts. In this mode, raw bridge values are converted, and the corrected values are presented on the output in analog or digital format (depending on the configuration stored in EEPROM).

Command Mode (CM) can only be entered during the 6 ms command window after power-on. If the IC receives the Start\_CM command during the command window, it remains in the Command Mode. The CM allows changing to one of the other modes via command. After command Start\_RM, the IC is in the Raw Mode (RM). Without correction, the raw values are transmitted to the digital output in a predefined order. The RM can only be stopped by power-off. Raw Mode is used by the calibration software for collection of raw bridge and temperature data, so the correction coefficients can be calculated.



#### Figure 3.1 General Working Mode

#### 3.2. ZACwire<sup>™</sup> Communication Interface

#### 3.2.1. Properties and Parameters

#### Table 3.1 Pin Configuration and Latch-Up Conditions

No.	Parameter	Symbol	Min	Тур	Max	Unit	Comments
1	Pull-up resistor (on-chip)	R <sub>ZAC,pu</sub>		30		kΩ	On-chip pull-up resistor switched on during Digital Output Mode and during CM Mode (first 6 ms after power up)
2	Pull-up resistor (external)	R <sub>ZAC,pu_ext</sub>	150			Ω	If the master communicates via a push-pull stage, no pull-up resistor is needed; otherwise, a pull-up resistor with a value of at least 150 $\Omega$ must be connected.
3	ZACwire™ rise time	T <sub>ZAC,rise</sub>			5	μs	Any user RC network included in Sig™ path must meet this rise time
4	ZACwire <sup>™</sup> line resistance <sup>1)</sup>	R <sub>ZAC,line</sub>			3.9	kΩ	Also see section 1.3.6 in the specification tables.
5	ZACwire <sup>™</sup> load capacitance <sup>1)</sup>	$C_{ZAC,load}$	0	1	15	nF	Also see section 1.3.6 in the specification tables.
6	Voltage low level	V <sub>ZAC,low</sub>		0	0.2	$V_{\text{DD}}$	Rail-to-rail CMOS driver
7	Voltage high level	V <sub>ZAC,high</sub>	0.8	1		$V_{\text{DD}}$	Rail-to-rail CMOS driver
1)	<sup>1)</sup> The rise time must be T <sub>ZAC,rise</sub> = 2 * R <sub>ZAC,line</sub> * C <sub>ZACload</sub> ≤ 5 µs . If using a pull-up resistor instead of a line resistor, it must meet this specification.						

#### 3.2.2. Bit Encoding

Figure 3.2 Manchester Duty Cycle



#### 3.2.3. Write Operation from Master to ZSC31010

The calibration master sends a 19-bit packet frame to the ZSC31010.

Figure 3.3 19-Bit Write Frame



The incoming serial signal will be sampled at a 512 kHz clock rate. This protocol is very tolerant to clock skew and can easily tolerate baud rates in the 6 kHz to 48 kHz range.

#### 3.2.4. ZSC31010 Read Operations

Figure 3.4 Read Acknowledge

The incoming frame will be checked for proper parity on both, command and data bytes, as well as for any edge time-outs prior to a full frame being received.

Once a command/data pair is received, the ZSC31010 will perform that command. After the command has been successfully executed by the IC, the IC will acknowledge success by a transmission of an  $A5_{H}$ -byte back to the master. If the master does not receive an  $A5_{H}$  transmission within 130 ms of issuing the command, it must assume the command was either improperly received or could not be executed.



The ZSC31010 transmits 10-bit bytes (1 start bit, 8 data bits, 1 parity bit). During calibration and configuration, transmissions are normally either  $A5_H$  or data.  $A5_H$  indicates successful completion of a command. There are two different digital output modes configurable (digital output with temperature, and digital output with only bridge data). During Normal Operation Mode, if the part is configured for digital output of the bridge reading, it first transmits the high byte of bridge data, followed by the low byte. The bridge data is 14 bits in resolution, so the upper two bits of the high byte are always zero-padded. There is a 32 µs stop time when the bus is held high



between bytes in a packet.



© 2016 Integrated Device Technology, Inc.

The second digital output mode is digital output bridge reading with temperature. It will be transmitted as a 3-databyte packet. The temperature byte represents an 8-bit temperature quantity, spanning from -50 to 150°C.

Figure 3.6 Digital Output (NOM) Bridge Readings with Temperature



The EEPROM transmission occurs in a packet with 14 data bytes, as shown below.

Figure 3.7 Read EEPROM Contents



There is a variable idle time between packets, which varies with the update rate setting in the EEPROM.

Figure 3.8 Transmission of a Number of Data Packets



Table 3.2 shows the idle time between packets versus the update rate. This idle time can vary by nominal  $\pm 15\%$  between parts, and over a temperature range of -50 to  $150^{\circ}$ C.

Transmissions from the IC occur at one of two speeds depending on the update rate programmed in EEPROM. If the user chooses one of the two fastest update rates (1 ms or 5 ms) then the baud rate of the digital transmission will be 32 kHz (minimum 25 kHz). If, however, the user chooses one of the two slower update rates (25 ms or 125 ms), then the baud rate of the digital transmission will be 8 kHz (maximum 9.4 kHz).

The total transmission time for both digital output configurations is shown in Table 3.2.

Table 3.2 Total Transmission Time for Different Update Rate Settings and Output Configuration

Update Rate	Baud Rate*	Idle Time	Trai Brid	nsmission Tir ge Only Read	ne – lings	Trar Bridge &	nsmission Ti Temperature	me – Readings
1 ms (1 kHz)	32 kHz	1.0 ms	20.5 bits	31.30 µs	1.64 ms	31.0 bits	31.30 µs	1.97 ms
5 ms (200 Hz)	32 kHz	4.85 ms	20.5 bits	31.30 µs	5.49 ms	31.0 bits	31.30 µs	5.82 ms
25 ms (40 Hz)	8 kHz	22.5 ms	20.5 bits	125.00 μs	25.06 ms	31.0 bits	125.00 μs	26.38 ms
125 ms (8 Hz)	8 kHz	118.0 ms	20.5 bits	125.00 μs	120.56 ms	31.0 bits	125.00 µs	121.88 ms
* Typical values. Minimum baud rate for 1 ms or 5 ms: 26kHz; maximum baud rate for 25 ms or 125 ms: 9.4kHz.								

The temperature raw reading is performed less often than a bridge reading, because the temperature changes more slowly.

Table 3.3 shows the timing for the special measurements (temperature and bridge measurement) in the different update rate modes.

 Table 3.3
 Special Measurement versus Update Rate

Update Rate Setting	Special Measurement
00	Every 128 bridge measurements
01	Every 64 bridge measurements
10	Every 16 bridge measurements
11	Every 8 bridge measurements

It is easy to program any standard microcontroller to communicate with the ZSC31010. IDT can provide sample code for a MicroChip® PIC microcontroller.

For update rates less than 1 kHz, the output is followed by a power-down, as shown below.

Figure 3.9 ZACwire™ Output Timing for Lower Update Rates

Calculation 160 μs	ZACwire <sup>™</sup> Output	Power Down (determined by Update Rate)	Power-On Settling 128 μs	Settling Time 64 μs	ADC Conversion 768 μs	Calculation 160 μs	ZACwire <sup>™</sup> Output
-----------------------	--------------------------------	--	--------------------------------	------------------------	--------------------------	-----------------------	--------------------------------

© 2016 Integrated Device Technology, Inc.

#### 3.2.5. High Level Protocol

The ZSC31010 will listen for a command/data pair to be transmitted for the 6 ms after the de-assertion of its internal Power-On Reset (POR). If a transmission is not received within this time frame, then it will transition to Normal Operation Mode (NOM). In NOM, it will output bridge data in 0 to 1 V analog, rail-to-rail ratiometric analog output, or digital output, depending on how the part is currently configured.

If the ZSC31010 receives a Start CM command within the first 6 ms after the de-assertion of POR, then it will go into Command Mode (CM). In this mode, calibration/configuration commands will be executed. The ZSC31010 will acknowledge successful execution of commands by transmission of an A5<sub>H</sub>. The calibrating/ configuring master will know that a command was not successfully executed if no response is received after 130 ms of issuing the command. Once in command interpreting/executing mode, the ZSC31010 will stay in this mode until power is removed, or a Start NOM (Start Normal Operation Mode) command is received. The Start CM command is used as an interlock mechanism, to prevent a spurious entry into command mode on power-up. The first command received within the 6 ms window of POR must be a Start CM command to enter into command interpreting mode. Any other commands will be ignored.

#### 3.3. Command/Data Bytes Encoding

The 16-bit command/data stream sent to the ZSC31010 can be broken into 2 bytes, shown in Table 3.4. The most significant byte encodes the command byte. The least significant byte represents the data byte.

Command Byte	Data Byte	Description
00н	$XX_{H}$	Read EEPROM command via Sig <sup>™</sup> pin; for more details, refer to section 3.7.
20 <sub>H</sub>	5Х <sub>Н</sub>	Enter Test Mode (subset of Command Mode for test purposes only): Sig <sup>™</sup> pin will assume the value of different internal test points depending on the most significant nibble of data sent.
		DAC Ramp Test Mode. Gain_B[13:3] contains the starting point, and the increment is (Offset_B/8). The increment will be added every 125 $\mu$ sec.
30 <sub>н</sub>	dd <sub>H</sub>	Trim/Configure: higher nibble of data byte determines what is trimmed/configured. Lower nibble is data to be programmed. See Table 3.5 for configuration details of data byte $dd_{\rm H}$ .
	00 <sub>H</sub>	Start NOM => Ends Command Mode, transition to Normal Operation Mode
40H	10 <sub>Н</sub>	Start Raw Mode (RM)
		In this mode, if Gain_B = $800_H$ and Gain_T = $80_H$ , then the digital output will simply be the raw values of the ADC for the Bridge reading and the PTAT conversion.
50 <sub>Н</sub>	$XX_{H}$	Start_CM => Start the Command Mode; used to enter command interpret mode
60н	$dd_{\rm H}$	Program SOT (2 <sup>nd</sup> order term)
70 <sub>H</sub>	$dd_{\rm H}$	Program T <sub>SETL</sub>
80 <sub>H</sub>	$dd_{\rm H}$	Program Gain_B, upper 7 bits (set MSB of <i>dd</i> <sub>H</sub> to 0 <sub>B</sub> )
90н	$dd_{\rm H}$	Program Gain_B, lower 8 bits
A0 <sub>H</sub>	$dd_{\rm H}$	Program Offset_B, upper 6 bits (set the two MSBs of <i>dd</i> <sub>H</sub> to 00 <sub>B</sub> )
B0 <sub>H</sub>	dd <sub>H</sub>	Program Offset_B, lower 8 bits
C0 <sub>H</sub>	dd <sub>H</sub>	Program Gain_T
D0 <sub>H</sub>	dd <sub>H</sub>	Program Offset_T

Table 3.4Command/Data Bytes Encoding

© 2016 Integrated Device Technology, Inc.

Command Byte	Data Byte	Description
E0 <sub>H</sub>	dd <sub>H</sub>	Program Tco
F0 <sub>H</sub>	dd <sub>H</sub>	Program Tcg

#### Table 3.5Programming Details for Command 30<sub>H</sub>

3 <sup>rd</sup> Nibble	4 <sup>th</sup> Nibble	Description
0 <sub>H</sub>	Xbbb <sub>B</sub>	Trim oscillator; only least significant 3 bits of data used (Xbbb <sub>B</sub> ).
1 <sub>H</sub>	bbbb <sub>B</sub>	Trim 1 V reference; least significant 4 bits of data used ( <i>bbbb</i> <sub>B</sub> ).
2 <sub>H</sub>	XXbb <sub>B</sub>	Offset Mode; only least significant 2 bits of data used (XXbb <sub>B</sub> ).
3н	XXbb <sub>B</sub>	Set output mode; only least significant 2 bits of data used (XXbb <sub>B</sub> ).
4 <sub>H</sub>	XXbb <sub>B</sub>	Set update rate; only least significant 2 bits of data used (XXbb <sub>B</sub> ).
5н	bbbb <sub>B</sub>	Configure JFET regulation
6 <sub>H</sub>	bbbb <sub>B</sub>	Program the Tc_cfg register.
7 <sub>H</sub>	bbbbb <sub>B</sub>	Program bits [99:96] of EEPROM. (SOT_cfg, Pamp_Gain)

#### 3.4. Calibration Sequence

Although the ZSC31010 can function with many different types of resistive bridges, assume it is connected to a pressure bridge for the following calibration example.

In this case, calibration essentially involves collecting raw bridge and temperature data from the ZSC31010 for different known pressures and temperatures. This raw data can then be processed by the calibration master (the PC), and the calculated coefficients can then be written to the EEPROM of the ZSC31010.

IDT can provide software and hardware with samples to perform the calibration.

There are three main steps to calibration:

- Assigning a unique identification to the ZSC31010. This identification is programmed into the EEPROM and can be used as an index into the database stored on the calibration PC. This database will contain all the raw values of bridge readings and temperature reading for that part, as well as the known pressure and temperature the bridge was exposed to. This unique identification can be stored in a combination of the following EEPROM registers: T<sub>SETL</sub>, Tcg, Tco. These registers will be overwritten at the end of the calibration process, so this unique identification is not a permanent serial number.
- 2. Data collection. Data collection involves getting raw data from the bridge at different known pressures and temperatures. This data is then stored on the calibration PC using the unique identification of the IC as the index to the database.
- 3. Coefficient calculation and write. Once enough data points have been collected to calculate all the desired coefficients, then the coefficients can be calculated by the calibrating PC and written to the IC.